

Sample &

Buy





CSD17581Q3A

SLPS629-OCTOBER 2016

CSD17581Q3A 30-V N-Channel NexFET™ Power MOSFETs

Technical

Documents

1 Features

- Low Q_a and Q_{ad}
- Low R_{DS(on)}
- Low Thermal Resistance
- Avalanche Rated
- Lead-Free
- **RoHS** Compliant
- Halogen Free
- SON 3.3-mm × 3.3-mm Plastic Package

Applications 2

- Point-of-Load Synchronous Buck Converter for Applications in Networking, Telecom, and Computing Systems
- Motor Control Applications
- Optimized for Control FET Applications •

Description 3

10

9

8 7 6


5 4

0 2 4

 $R_{DS(on)}$ - On-State Resistance (m Ω)

This 30-V, 3.2-mΩ, SON 3.3-mm × 3.3-mm NexFET™ power MOSFET is designed to minimize losses in power conversion applications.





Product Summary

Support &

Community

2.2

Tools &

Software

T _A = 25°	C	TYPICAL VA	UNIT	
V _{DS}	Drain-to-Source Voltage 30			
Qg	Gate Charge Total (4.5 V)	20	nC	
Q _{gd}	Gate Charge Gate-to-Drain	4	nC	
Р	Drain-to-Source On-Resistance	$V_{GS} = 4.5 V$	3.9	mΩ
R _{DS(on)}	Drain-to-Source On-Resistance	V _{GS} = 10 V	3.2	mΩ
V _{GS(th)}	Threshold Voltage	1.3	V	

Device Information⁽¹⁾

DEVICE	MEDIA	QTY	PACKAGE	SHIP
CSD17581Q3A	13-Inch Reel	2500	SON	Tape
CSD17581Q3AT	7-Inch Reel	250	3.30-mm × 3.30-mm Plastic Package	and Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.

	Absolute Maximum Ratings						
$T_A = 2$	25°C	VALUE	UNIT				
V _{DS}	Drain-to-Source Voltage	30	V				
V_{GS}	Gate-to-Source Voltage	±20	V				
	Continuous Drain Current (Package Limited)	60					
I _D	Continuous Drain Current (Silicon Limited), $T_C = 25^{\circ}C$	101	А				
	Continuous Drain Current ⁽¹⁾	21					
I _{DM}	Pulsed Drain Current ⁽²⁾	154	А				
D	Power Dissipation ⁽¹⁾	2.8	W				
PD	Power Dissipation, $T_C = 25^{\circ}C$	63	vv				
T _J , T _{stg}	Operating Junction Temperature, Storage Temperature	-55 to 150	°C				
E _{AS}	Avalanche Energy, Single Pulse I_D = 39 A, L = 0.1 mH, R_G = 25 Ω	76	mJ				

(1) Typical $R_{\theta JA}$ = 45°C/W on a 1-in², 2-oz Cu pad on a 0.06-in thick FR4 PCB.

(2) Max $R_{\theta,JC} = 2^{\circ}C/W$, pulse duration $\leq 100 \mu s$, duty cycle $\leq 1\%$.


Gate Charge

10 15 20 25 30 35 40 45

Qa

Gate Charge (nC)

D004



R_{DS(on)} vs V_{GS}

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Spe	cifications
	5.1	Electrical Characteristics
	5.2	Thermal Information 3
	5.3	Typical MOSFET Characteristics 4
6	Dev	ice and Documentation Support7
	6.1	Receiving Notification of Documentation Updates 7

	6.2	Community Resources	7
	6.3	Trademarks	7
	6.4	Electrostatic Discharge Caution	7
	6.5	Glossary	7
7	Mec	hanical, Packaging, and Orderable	
	Info	rmation	8
	7.1	Q3A Package Dimensions	8
	7.2	Q3A Recommended PCB Pattern	9
	7.3	Q3A Recommended Stencil Pattern	9
	7.4	Q3A Tape and Reel Information	10

4 Revision History

DATE	REVISION	NOTES
October 2016	*	Initial release.

5 Specifications

5.1 Electrical Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
STATIC	CHARACTERISTICS			,	
BV_{DSS}	Drain-to-source voltage	$V_{GS} = 0 V, I_D = 250 \mu A$	30		V
I _{DSS}	Drain-to-source leakage current	$V_{GS} = 0 V, V_{DS} = 24 V$		1	μA
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = 20 V		100	nA
V _{GS(th)}	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	1.0 1.3	1.7	V
C	Drain-to-source	$V_{GS} = 4.5 \text{ V}, I_D = 16 \text{ A}$	3.9	4.7	
R _{DS(on)}	On-resistance	V _{GS} = 10 V, I _D = 16 A	3.2	3.8	mΩ
9 _{fs}	Transconductance	V _{DS} = 3 V, I _D = 16 A	78		S
DYNAMI	C CHARACTERISTICS		Ļ		
C _{iss}	Input capacitance		2800	3640	pF
C _{oss}	Output capacitance	V _{GS} = 0 V, V _{DS} = 15 V, <i>f</i> = 1 MHz	342	445	pF
C _{rss}	Reverse transfer capacitance		150	195	pF
R_G	Series gate resistance		1.8	3.6	Ω
Qg	Gate charge total (4.5 V)		20	25	nC
Qg	Gate charge total (10 V)		41	54	nC
Q _{gd}	Gate charge gate-to-drain	V _{DS} = 15 V, I _D = 16 A	4.0		nC
Q _{gs}	Gate charge gate-to-source		6.9		nC
Q _{g(th)}	Gate charge at V _{th}		3.6		nC
Q _{oss}	Output charge	V _{DS} = 15 V, V _{GS} = 0 V	11.7		nC
t _{d(on)}	Turnon delay time		12		ns
t _r	Rise time	V _{DS} = 15 V, V _{GS} = 10 V,	23		ns
t _{d(off)}	Turnoff delay time	$I_{DS} = 16 \text{ A}, \text{ R}_{G} = 0 \Omega$	23		ns
t _f	Fall time		10		ns
DIODE C	CHARACTERISTICS				
V_{SD}	Diode forward voltage	I _{SD} = 16 A, V _{GS} = 0 V	0.8	1.0	V
Q _{rr}	Reverse recovery charge	V _{DS} = 15 V, I _F = 16 A,	10.2		nC
t _{rr}	Reverse recovery time	di/dt = 300 Å/µs	9.8		ns

5.2 Thermal Information

 $T_A = 25^{\circ}C$ (unless otherwise stated)


	THERMAL METRIC	MIN	TYP	MAX	UNIT
R_{\thetaJC}	Junction-to-case thermal resistance ⁽¹⁾			2	°C/W
R_{\thetaJA}	Junction-to-ambient thermal resistance ⁽¹⁾⁽²⁾			55	C/VV

 R_{θJC} is determined with the device mounted on a 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu pad on a 1.5-in x 1.5-in (3.81-cm x 3.81-cm), 0.06-in (1.52-mm) thick FR4 PCB. R_{θJC} is specified by design, whereas R_{θJA} is determined by the user's board design.

(2) Device mounted on FR4 material with 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu.


TEXAS INSTRUMENTS

www.ti.com




5.3 Typical MOSFET Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise stated)





Typical MOSFET Characteristics (continued)




 $T_A = 25^{\circ}C$ (unless otherwise stated)



Typical MOSFET Characteristics (continued)

 $T_A = 25^{\circ}C$ (unless otherwise stated)





6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.5 Glossary


SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


7.1 Q3A Package Dimensions



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- 4. Metalized features are supplier options and may not be on the package.
- 5. All dimensions do not include mold flash or protrusions.




7.2 Q3A Recommended PCB Pattern



- 1. This package is designed to be soldered to a thermal pad on the board. For more information, see *QFN/SON PCB Attachment* (SLUA271).
- 2. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.


For recommended circuit layout for PCB designs, see *Reducing Ringing Through PCB Layout Techniques* (SLPA005).

7.3 Q3A Recommended Stencil Pattern



1. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

7.4 Q3A Tape and Reel Information



Notes: 1. 10-sprocket hole-pitch cumulative tolerance ± 0.2 .

2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm.

- 3. Material: black static-dissipative polystyrene.
- 4. All dimensions are in mm, unless otherwise specified.
- 5. Thickness: 0.30 ±0.05 mm.
- 6. MSL1 260°C (IR and convection) PbF-reflow compatible.



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CSD17581Q3A	Active	Production	VSONP (DNH) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-55 to 150	17581
CSD17581Q3A.B	Active	Production	VSONP (DNH) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-55 to 150	17581
CSD17581Q3AT	Active	Production	VSONP (DNH) 8	250 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-55 to 150	17581
CSD17581Q3AT.B	Active	Production	VSONP (DNH) 8	250 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-55 to 150	17581

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


DNH0008A



PACKAGE OUTLINE

VSONP - 0.9 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- 4. Metalized features are supplier options and may not be on the package.
- 5. These dimensions do not include mold flash protrusions or gate burrs.
- 6. These dimensions include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25 mm per side.




DNH0008A

EXAMPLE BOARD LAYOUT

VSONP - 0.9 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

8. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.




DNH0008A

EXAMPLE STENCIL DESIGN

VSONP - 0.9 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated