











CSD17579Q3A

SLPS527A - SEPTEMBER 2014-REVISED JANUARY 2016

CSD17579Q3A 30 V N-Channel NexFET™ Power MOSFETs

Features


- Low Q_a and Q_{ad}
- Low R_{DS(on)}
- Low Thermal Resistance
- Avalanche Rated
- Pb-Free
- **RoHS Compliant**
- Halogen Free
- SON 3.3 mm × 3.3 mm Plastic Package

Applications

- Point-of-Load Synchronous Buck Converter for Applications in Networking, Telecom, and Computing Systems
- Optimized for Control FET Applications

3 Description

This 30 V, 8.7 m Ω , SON 3.3 mm × 3.3 mm NexFET™ power MOSFET is designed to minimize losses in power conversion applications.



R_{DS(on)} vs V_{GS} 30 $T_C = 25^{\circ}C$, $I_D = 8 A$ $T_C = 125^{\circ}C$, $I_D = 8 A$ 27 $R_{DS(on)}$ - On-State Resistance (m Ω) 24 21 18 15 12 9 6 3 8 10 12 0 V_{GS} - Gate-to-Source Voltage (V)

Product Summary

$T_A = 25^\circ$	С	TYPICAL VA	UNIT	
V_{DS}	Drain-to-Source Voltage	30	V	
Q_g	Gate Charge Total (4.5 V)	5.3	nC	
Q_{gd}	Gate Charge Gate-to-Drain	1.2	nC	
D	Drain-to-Source On-Resistance	V _{GS} = 4.5 V	11.8	mΩ
R _{DS(on)}		V _{GS} = 10 V	8.7	mΩ
V _{GS(th)}	Threshold Voltage	1.5	٧	

Ordering Information⁽¹⁾

DEVICE	MEDIA	QTY	PACKAGE	SHIP
CSD17579Q3A	13-Inch Reel	2500	SON 3.3 x 3.3 mm	Tape and
CSD17579Q3AT	7-Inch Reel	250	Plastic Package	Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T _A = 2	5°C	VALUE	UNIT	
V_{DS}	Drain-to-Source Voltage	30	٧	
V_{GS}	Gate-to-Source Voltage	±20	V	
	Continuous Drain Current (Package limited)	20		
I_D	Continuous Drain Current (Silicon limited), $T_C = 25$ °C	39	Α	
	Continuous Drain Current ⁽¹⁾	11		
I_{DM}	Pulsed Drain Current ⁽²⁾	106	Α	
D	Power Dissipation ⁽¹⁾	2.5	W	
P _D	Power Dissipation, T _C = 25°C	29	VV	
T _J , T _{stg}	Operating Junction Temperature, Storage Temperature	-55 to 150	°C	
E _{AS}	Avalanche Energy, single pulse I_D = 17 A, L = 0.1 mH, R_G = 25 Ω	14	mJ	

- (1) Typical $R_{\theta JA} = 50^{\circ} \text{C/W}$ on a 1 inch 2 , 2 oz. Cu pad on a 0.06 inch thick FR4 PCB.
- (2) Max $R_{\theta JC} = 5.4$ °C/W, pulse duration ≤ 100 µs, duty cycle $\leq 1\%$

Gate Charge






Table of Contents

2 3 4	Features 1 Applications 1 Description 1 Revision History 2 Specifications 3 5.1 Electrical Characteristics 3	6 6 7 N II	6.1 Community Resources
6	5.2 Thermal Information	7	7.2 Q3A Recommended PCB Pattern

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Original (September 2014) to Revision A	Page
•	Updated Power Dissipation value in Absolute Maximum Ratings table.	1
•	Added Community Resources section	<mark>7</mark>
•	Updated Package Dimensions drawing	8
•	Updated PCB drawing.	9
	Updated Stencil Pattern drawing.	

Submit Documentation Feedback



5 Specifications

5.1 Electrical Characteristics

 $(T_{\Delta} = 25^{\circ}C \text{ unless otherwise stated})$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0 V, I _D = 250 μA	30			V
I _{DSS}	Drain-to-source leakage current	$V_{GS} = 0 \text{ V}, V_{DS} = 24 \text{ V}$			1	μΑ
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = 20 V			100	nA
V _{GS(th)}	Gate-to-source threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	1.1	1.5	1.9	V
В	Drain-to-source on-resistance	$V_{GS} = 4.5 \text{ V}, I_D = 8 \text{ A}$		11.8	14.2	mΩ
R _{DS(on)}	Drain-to-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 8 \text{ A}$		8.7	10.2	mΩ
9 _{fs}	Transconductance	V _{DS} = 3 V, I _D = 8 A		37		S
DYNAMI	C CHARACTERISTICS				,	
C _{iss}	Input capacitance			768	998	рF
C _{oss}	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 15 \text{ V}, f = 1 \text{ MHz}$		93	121	pF
C _{rss}	Reverse transfer capacitance			38	49	pF
R_G	Series gate resistance			1.9	3.8	Ω
Qg	Gate charge total (4.5 V)			5.3	6.9	nC
Qg	Gate charge total (10 V)			11.5	15.0	nC
Q _{gd}	Gate charge gate-to-drain	V _{DS} = 15 V, I _D = 8 A		1.2		nC
Q _{gs}	Gate charge gate-to-source			2.2		nC
Q _{g(th)}	Gate charge at V _{th}			1.1		nC
Q _{oss}	Output charge	V _{DS} = 15 V, V _{GS} = 0 V		3.0		nC
t _{d(on)}	Turn on delay time			2		ns
t _r	Rise time	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V},$		5		ns
t _{d(off)}	Turn off delay time	$I_{DS} = 8 \text{ A}, R_G = 0 \Omega$				ns
t _f	Fall time			1		ns
DIODE C	CHARACTERISTICS				*	
V _{SD}	Diode forward voltage	I _{SD} = 8 A, V _{GS} = 0 V		0.8	1.0	V
Q _{rr}	Reverse recovery charge	V _{DS} = 15 V, I _F = 8 A,		3.4		nC
t _{rr}	Reverse recovery time	di/dt = 300 A/µs		5		ns
		*				

5.2 Thermal Information

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$


	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance (1)			5.4	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽¹⁾⁽²⁾			60	°C/W

⁽¹⁾ R_{θJC} is determined with the device mounted on a 1 inch² (6.45 cm²), 2 oz. (0.071 mm thick) Cu pad on a 1.5 inch x 1.5 inch (3.81 cm x 3.81 cm), 0.06 inch (1.52 mm) thick FR4 PCB. R_{θJC} is specified by design, whereas R_{θJA} is determined by the user's board design.


(2) Device mounted on FR4 material with 1 inch2 (6.45 cm2), 2 oz. (0.071 mm thick) Cu.

Product Folder Links: CSD17579Q3A






Max $R_{\theta JA} = 60^{\circ} C/W$ when mounted on 1 inch² (6.45 cm²) of 2 oz. (0.071 mm thick) Cu.



Max $R_{\theta JA} = 145^{\circ} C/W$ when mounted on a minimum pad area of 2 oz. (0.071 mm thick) Cu.

5.3 Typical MOSFET Characteristics

(T_A = 25°C unless otherwise stated)




Submit Documentation Feedback

Copyright © 2014–2016, Texas Instruments Incorporated



Typical MOSFET Characteristics (continued)

(T_A = 25°C unless otherwise stated)







Figure 2. Saturation Characteristics








Figure 4. Gate Charge




Figure 5. Capacitance





Figure 6. Threshold Voltage vs Temperature

Figure 7. On-State Resistance vs Gate-to-Source Voltage

NSTRUMENTS

Typical MOSFET Characteristics (continued)

(T_A = 25°C unless otherwise stated)






Figure 8. Normalized On-State Resistance vs Temperature






Figure 9. Typical Diode Forward Voltage




Figure 10. Maximum Safe Operating Area

Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

Submit Documentation Feedback



6 Device and Documentation Support

6.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Lise

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.2 Trademarks

NexFET, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

6.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


Product Folder Links: CSD17579Q3A



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


7.1 Q3A Package Dimensions



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- 4. Metalized features are supplier options and may not be on the package.
- 5. All dimensions do not include mold flash or protrusions.




7.2 Q3A Recommended PCB Pattern



- 1. This package is designed to be soldered to a thermal pad on the board. For more information, see *QFN/SON PCB Attachment* application report, SLUA271.
- Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.

7.3 Q3A Recommended Stencil Pattern




1. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

Copyright © 2014–2016, Texas Instruments Incorporated



7.4 Q3A Tape and Reel Information



Notes: 1. 10-sprocket hole-pitch cumulative tolerance ±0.2

- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm
- 3. Material: black static-dissipative polystyrene
- 4. All dimensions are in mm, unless otherwise specified.
- 5. Thickness: $0.30 \pm 0.05 \text{ mm}$
- 6. MSL1 260°C (IR and convection) PbF-reflow compatible

Submit Documentation Feedback

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	()	()			(-)	(4)	(5)		(-,
CSD17579Q3A	Active	Production	VSONP (DNH) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-	17579
CSD17579Q3A.B	Active	Production	VSONP (DNH) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-55 to 150	17579
CSD17579Q3AT	Active	Production	VSONP (DNH) 8	250 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-55 to 150	17579
CSD17579Q3AT.B	Active	Production	VSONP (DNH) 8	250 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-55 to 150	17579

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated