

# **30V, N-Channel NexFET™ Power MOSFETs**

#### 1 Features


- Ultralow Q<sub>g</sub> and Q<sub>gd</sub>
- Low thermal resistance
- Avalanche rated
- Pb free terminal plating
- RoHS compliant
- Halogen Free
- SON 5mm × 6mm plastic package


# 2 Applications

- Point-of-load synchronous buck in networking, telecom, and computing systems
- Optimized for control and synchronous FET applications

### 3 Description

The NexFET™ power MOSFET has been designed to minimize losses in power conversion applications.





#### **Product Summary**

V <sub>DS</sub>	Drain to Source Voltage	30	V	
Qg	Gate Charge Total (4.5V)	6.4	nC	
Q <sub>gd</sub>	Gate Charge Gate to Drain	1.9	nC	
R <sub>DS(on)</sub>	Drain to Source On Resistance	V <sub>GS</sub> = 4.5V	5.4	mΩ
	Drain to Source On Resistance	V <sub>GS</sub> = 10V	4.1	mΩ
V <sub>GS(th)</sub>	Threshold Voltage	1.5		V


#### **Ordering Information**

Device	Package	Media	Qty	Ship
CSD17510Q5A	SON 5mm × 6mm Plastic Package	13-Inch Reel	2500	Tape and Reel

### **Absolute Maximum Ratings**

T <sub>A</sub> = 2	5°C unless otherwise stated	VALUE	UNIT
V <sub>DS</sub>	Drain to Source Voltage	30	V
V <sub>GS</sub>	Gate to Source Voltage	±20	V
	Continuous Drain Current, T <sub>C</sub> = 25°C	55	Α
I <sub>D</sub>	Continuous Drain Current <sup>(1)</sup>	20	Α
I <sub>DM</sub>	Pulsed Drain Current, T <sub>A</sub> = 25°C <sup>(2)</sup>	129	Α
P <sub>D</sub>	Power Dissipation <sup>(1)</sup>	3	W
T <sub>J</sub> , T <sub>STG</sub>	Operating Junction and Storage Temperature Range	-55 to 150	°C
E <sub>AS</sub>	Avalanche Energy, single pulse $I_D$ = 54A, L = 0.1mH, $R_G$ = 25 $\Omega$	146	mJ

- Typical  $R_{\theta JA} = 41^{\circ} \text{C/W} \text{ on } 1\text{-inch}^2 \text{ (6.45cm}^2\text{), 2oz. (0.071mm)}$ (1) thick) Cu pad on a 0.06-inch (1.52mm) thick FR4 PCB.
- Pulse duration ≤300µs, duty cycle ≤2%





# **Table of Contents**

1 Features	1	7.2 Documentation Support7
2 Applications	1	7.3 Receiving Notification of Documentation Updates7
3 Description	1	7.4 Support Resources7
4 Electrical Characteristics	3	7.5 Trademarks7
5 Thermal Characteristics	3	7.6 Electrostatic Discharge Caution
6 Typical MOSFET Characteristics	4	7.7 Glossary
7 Device and Documentation Support	7	9 Mechanical Data
7.1 Third-Party Products Disclaimer		

### **4 Electrical Characteristics**

(T<sub>A</sub> = 25°C unless otherwise stated)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Static C	haracteristics					
BV <sub>DSS</sub>	Drain to Source Voltage	V <sub>GS</sub> = 0V, I <sub>DS</sub> = 250μA	30			V
I <sub>DSS</sub>	Drain to Source Leakage Current	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 24V			1	μA
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>DS</sub> = 0V, V <sub>GS</sub> = 20V	,		100	nA
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{DS} = V_{GS}$ , $I_{DS} = 250\mu A$	1	1.5	2.1	V
	Drain to Source On Resistance	V <sub>GS</sub> = 4.5V, I <sub>DS</sub> = 20A		5.4	7.3	mΩ
R <sub>DS(on)</sub>	Drain to Source On Resistance	V <sub>GS</sub> = 10V, I <sub>DS</sub> = 20A		4.1	5.2	mΩ
g <sub>fs</sub>	Transconductance	V <sub>DS</sub> = 15V, I <sub>DS</sub> = 20A		59		S
Dynamic	c Characteristics					
C <sub>iss</sub>	Input Capacitance			960	1250	pF
C <sub>oss</sub>	Output Capacitance	f = 1MHz		630	820	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	<i>j</i> - 1141112	51		66	pF
R <sub>G</sub>	Series Gate Resistance			0.85	1.7	Ω
Qg	Gate Charge Total (4.5V)		,	6.4	8.3	nC
Q <sub>gd</sub>	Gate Charge Gate to Drain	V 45V L 200		1.9		nC
Q <sub>gs</sub>	Gate Charge Gate to Source	V <sub>DS</sub> = 15V, I <sub>DS</sub> = 20A		2.7		nC
Q <sub>g(th)</sub>	Gate Charge at Vth		1.5			nC
Q <sub>oss</sub>	Output Charge	V <sub>DS</sub> = 13.5V, V <sub>GS</sub> = 0V		16		nC
t <sub>d(on)</sub>	Turn On Delay Time		,	7		ns
t <sub>r</sub>	Rise Time	V <sub>DS</sub> = 15V, V <sub>GS</sub> = 4.5V,		11		ns
t <sub>d(off)</sub>	Turn Off Delay Time	$I_{DS} = 20A, R_G = 2\Omega$		9		ns
t <sub>f</sub>	Fall Time				ns	
Diode C	haracteristics					
V <sub>SD</sub>	Diode Forward Voltage	I <sub>SD</sub> = 20A, V <sub>GS</sub> = 0V		0.85	1	V
Q <sub>rr</sub>	Reverse Recovery Charge	V = 42 5V L = 200 di/dt = 2000 free		25		nC
t <sub>rr</sub>	Reverse Recovery Time	V <sub>DD</sub> = 13.5V, I <sub>F</sub> = 20A, di/dt = 300A/μs		24		ns

### **5 Thermal Characteristics**


(T<sub>A</sub> = 25°C unless otherwise stated)

	PARAMETER	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Thermal Resistance Junction to Case <sup>(1)</sup>			1.6	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient <sup>(1)</sup> (2)			51	°C/W

- (1) R<sub>θJC</sub> is determined with the device mounted on a 1-inch<sup>2</sup> (6.45cm<sup>2</sup>), 2oz. (0.071mm thick) Cu pad on a 1.5-inch × 1.5-inch (3.81cm × 3.81cm), 0.06-inch (1.52mm) thick FR4 PCB. R<sub>θJC</sub> is specified by design, whereas R<sub>θJA</sub> is determined by the user's board design.
- (2) Device mounted on FR4 material with 1-inch<sup>2</sup> (6.45cm<sup>2</sup>), 2oz. (0.071mm thick) Cu.



 $\label{eq:maxRejA} \begin{array}{l} \mbox{Max RejJA} = 51 \mbox{°C/W} \\ \mbox{when mounted on 1 inch}^2 \\ \mbox{(6.45cm}^2) \mbox{ of 2oz. (0.071mm thick) Cu.} \end{array}$ 





Max  $R_{\theta JA}$  = 125°C/W when mounted on a minimum pad area of 2-oz. (0.071-mm thick) Cu.



# **6 Typical MOSFET Characteristics**


(T<sub>A</sub> = 25°C unless otherwise stated)






Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated








Figure 6-7. On-State Resistance vs. Gate-to-Source Voltage




Figure 6-8. Normalized On-State Resistance vs.
Temperature




Figure 6-9. Typical Diode Forward Voltage




Figure 6-10. Maximum Safe Operating Area





Figure 6-11. Single Pulse Unclamped Inductive Switching





### 7 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 7.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 7.2 Documentation Support

#### 7.2.1 Related Documentation

#### 7.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Notifications to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 7.4 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the guick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 7.5 Trademarks

NexFET<sup>™</sup> and TI E2E<sup>™</sup> are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

#### 7.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 7.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

8

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision G (September 2012) to Revision H (December 2024)	Page
Updated the numbering format for tables, figures, and cross-references throughout the document	1
<u> </u>	

## Changes from Revision \* (July 2010) to Revision A ()

**Page** 



Changes from Revision F (October 2011) to Revision G (September 2012)  Changed Figure 6-10  Changes from Revision E (July 2011) to Revision F (October 2011)  Changed the In Continuous Drain Current, To = 25°C value From: 100A To: 55A					
Changed Figure 6-10	4				
Changes from Revision E (July 2011) to Revision F (October 2011)	Page				
<ul> <li>Changed the I<sub>D</sub> Continuous Drain Current, T<sub>C</sub> = 25°C value From: 100A To: 55A</li> <li>Changed Figure 6-10</li> </ul>	1				
Changes from Revision A (August 2010) to Revision B ()  Changed Para Tost Conditions From Var. = 8V To: Var. = 10V	Page				
Changed R <sub>DS(on)</sub> Test Conditions From V <sub>GS</sub> = 8V To: V <sub>GS</sub> = 10V	3 				
Changes from Revision B (September 2010) to Revision C ()	Page				
Absolute Maximum Ratings, changed the E <sub>AS</sub> value from 45 to 146mJ	1				
Changes from Revision C (September 2010) to Revision D ()	Page				
Changes from Revision D (November 2010) to Revision E ()	Page				
<ul> <li>Changed V<sub>GS</sub> in the Abs Max Ratings table From: +20/-12V To: ±20V</li> <li>Changed from +20/-12V to 20V</li> </ul>	1				



# 9 Mechanical Data

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: CSD17510Q5A

Submit Document Feedback

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
CSD17510Q5A	Active	Production	VSONP (DQJ)   8	2500   LARGE T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD17510
CSD17510Q5A.B	Active	Production	VSONP (DQJ)   8	2500   LARGE T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD17510

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Dec-2024

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	` '	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ı	CSD17510Q5A	VSONP	DQJ	8	2500	330.0	12.4	6.3	5.3	1.2	8.0	12.0	Q1


**PACKAGE MATERIALS INFORMATION** 

www.ti.com 7-Dec-2024




#### \*All dimensions are nominal

De	vice	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD17	510Q5A	VSONP	DQJ	8	2500	340.0	340.0	38.0



PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- Metalized features are supplier options and may not be on the package.
   These dimensions do not include mold flash protrusions or gate burrs.
- 6. These dimensions include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25 mm per side.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 8. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated