

# CSD17318Q2 30V N-Channel NexFET™ Power MOSFET

## 1 Features


- Optimized for 5V gate drive
- Low capacitance and charge
- Low  $R_{DS(on)}$
- Low-thermal resistance
- Lead free
- RoHS compliant
- Halogen free
- SON 2mm × 2mm plastic package

## 2 Applications


- Storage, tablets, and handheld devices
- Optimized for load switch applications
- DC-DC converters
- Battery and load management applications

## 3 Description

This 30V, 12.6mΩ, 2mm × 2mm SON NexFET™ power MOSFET is designed to minimize losses in power conversion applications and optimized for 5V gate drive applications. The 2mm × 2mm SON offers excellent thermal performance for the size of the package.



**Figure 3-1. Top View**



**On-State Resistance vs Gate to Source Voltage**

## Product Summary

$T_A = 25^\circ\text{C}$		TYPICAL VALUE	UNIT
$V_{DS}$	Drain-to-Source Voltage	30	V
$Q_g$	Gate Charge Total (4.5V)	6.0	nC
$Q_{gd}$	Gate Charge Gate-to-Drain	1.3	nC
$R_{DS(on)}$	Drain-to-Source On-Resistance	$V_{GS} = 2.5\text{V}$	20
		$V_{GS} = 4.5\text{V}$	13.9
		$V_{GS} = 8\text{V}$	12.6
$V_{GS(th)}$	Threshold Voltage	0.9	V

## Device Information (1)


PART NUMBER	QTY	MEDIA	PACKAGE	SHIP
CSD17318Q2	3000	7 Inch Reel	SON	Tape and Reel
CSD17318Q2T	250		2.00mm × 2.00mm Plastic Package	

- (1) For all available packages, see the orderable addendum at the end of the data sheet.

## Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$		VALUE	UNIT
$V_{DS}$	Drain-to-Source Voltage	30	V
$V_{GS}$	Gate-to-Source Voltage	±10	V
$I_D$	Continuous Drain Current (Package Limited)	21.5	A
	Continuous Drain Current (Silicon Limited), $T_C = 25^\circ\text{C}$	25	
	Continuous Drain Current <sup>(1)</sup>	10	
$I_{DM}$	Pulsed Drain Current, $T_A = 25^\circ\text{C}$ <sup>(2)</sup>	68	A
$P_D$	Power Dissipation <sup>(1)</sup>	2.5	W
	Power Dissipation, $T_C = 25^\circ\text{C}$	16	
$T_J$ , $T_{STG}$	Operating Junction, Storage Temperature	–55 to 150	°C
$E_{AS}$	Avalanche Energy, Single Pulse, $I_D = 12.4\text{A}$ , $L = 0.1\text{mH}$ , $R_G = 25\Omega$	7.7	mJ

- (1) Typical  $R_{\theta JA} = 55^\circ\text{C/W}$  on a 1in<sup>2</sup>, 2oz Cu pad on a 0.06in thick FR4 PCB.  
 (2) Max  $R_{\theta JC} = 7^\circ\text{C/W}$ , pulse duration ≤ 100μs, duty cycle ≤ 1%.



**Gate Charge**



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	<b>5 Device and Documentation Support</b> .....	<b>7</b>
<b>2 Applications</b> .....	<b>1</b>	5.1 Receiving Notification of Documentation Updates.....	7
<b>3 Description</b> .....	<b>1</b>	5.2 Support Resources.....	7
<b>4 Specifications</b> .....	<b>3</b>	5.3 Trademarks.....	7
4.1 Electrical Characteristics.....	3	<b>6 Revision History</b> .....	<b>7</b>
4.2 Thermal Characteristics.....	3	<b>7 Mechanical, Packaging, and Orderable Information</b> ....	<b>8</b>
4.3 Typical MOSFET Characteristics.....	4	7.1 Mechanical Data.....	9

---

## 4 Specifications

### 4.1 Electrical Characteristics

$T_A = 25^\circ\text{C}$  (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC CHARACTERISTICS						
BV <sub>DSS</sub>	Drain-to-source voltage	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	30			V
I <sub>DSS</sub>	Drain-to-source leakage	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 24V			1	μA
I <sub>GSS</sub>	Gate-to-source leakage	V <sub>DS</sub> = 0V, V <sub>GS</sub> = 10V			100	nA
V <sub>GS(th)</sub>	Gate-to-source threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	0.6	0.9	1.2	V
R <sub>DS(on)</sub>	Drain-to-source on-resistance	V <sub>GS</sub> = 2.5V, I <sub>D</sub> = 8A		20	30	mΩ
		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 8A		13.9	16.9	
		V <sub>GS</sub> = 8V, I <sub>D</sub> = 8A		12.6	15.1	
g <sub>fs</sub>	Transconductance	V <sub>DS</sub> = 3V, I <sub>D</sub> = 8A		42		S
DYNAMIC CHARACTERISTICS						
C <sub>iss</sub>	Input capacitance	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 15V, f = 1MHz		676	879	pF
C <sub>oss</sub>	Output capacitance			71	92	pF
C <sub>rss</sub>	Reverse transfer capacitance			39	51	pF
R <sub>G</sub>	Series gate resistance			1.0	2.0	Ω
Q <sub>g</sub>	Gate charge total (4.5 V)	V <sub>DS</sub> = 15V, I <sub>D</sub> = 8A		6.0		nC
Q <sub>gd</sub>	Gate charge gate-to-drain			1.3		nC
Q <sub>gs</sub>	Gate charge gate-to-source			1.5		nC
Q <sub>g(th)</sub>	Gate charge at V <sub>th</sub>			0.7		nC
Q <sub>oss</sub>	Output charge	V <sub>DS</sub> = 15V, V <sub>GS</sub> = 0V		2.7		nC
t <sub>d(on)</sub>	Turnon delay time	V <sub>DS</sub> = 15V, V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 8A, R <sub>G</sub> = 2Ω		5		ns
t <sub>r</sub>	Rise time			16		ns
t <sub>d(off)</sub>	Turnoff delay time			13		ns
t <sub>f</sub>	Fall time			4		ns
DIODE CHARACTERISTICS						
V <sub>SD</sub>	Diode forward voltage	I <sub>SD</sub> = 8A, V <sub>GS</sub> = 0V		0.8	1.0	V
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 15V, I <sub>F</sub> = 8A, di/dt = 300A/μs		2.9		nC
t <sub>rr</sub>	Reverse recovery time			12		ns

### 4.2 Thermal Characteristics


$T_A = 25^\circ\text{C}$  (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Thermal resistance junction-to-case <sup>(1)</sup>			7.9	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal resistance junction-to-ambient <sup>(1) (2)</sup>			65	$^\circ\text{C/W}$

- (1)  $R_{\theta JC}$  is determined with the device mounted on a 1in<sup>2</sup> (6.45cm<sup>2</sup>), 2oz (0.071mm) thick Cu pad on a 1.5in × 1.5in (3.81cm × 3.81cm), 0.06in (1.52mm) thick FR4 PCB.  $R_{\theta JC}$  is specified by design, whereas  $R_{\theta JA}$  is determined by the user's board design.
- (2) Device mounted on FR4 material with 1in<sup>2</sup> (6.45cm<sup>2</sup>), 2oz (0.071mm) thick Cu.






Max  $R_{\theta JA} = 65^{\circ}\text{C/W}$  when mounted on  $1\text{in}^2$  ( $6.45\text{cm}^2$ ) of 2oz (0.071mm) thick Cu.




Max  $R_{\theta JA} = 250^{\circ}\text{C/W}$  when mounted on a minimum pad area of 2oz (0.071mm) thick Cu.


### 4.3 Typical MOSFET Characteristics

$T_A = 25^{\circ}\text{C}$  (unless otherwise noted)







**Figure 4-4. Gate Charge**




**Figure 4-5. Capacitance**




**Figure 4-6. Threshold Voltage vs Temperature**



**Figure 4-7. On-State Resistance vs Gate-to-Source Voltage**



**Figure 4-8. Normalized On-State Resistance vs Temperature**



**Figure 4-9. Typical Diode Forward Voltage**




Figure 4-10. Maximum Safe Operating Area




Figure 4-11. Single Pulse Unclamped Inductive Switching




Figure 4-12. Maximum Drain Current vs Temperature

## 5 Device and Documentation Support

### 5.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 5.2 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 5.3 Trademarks

NexFET™ is a trademark of Texas Instruments.

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 6 Revision History

Changes from Revision A (February 2017) to Revision B (June 2024)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	1

## 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## 7.1 Mechanical Data


**DQK0006C**



### PACKAGE OUTLINE

**WSON - 0.8 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pads must be soldered to the printed circuit board for thermal and mechanical performance.

## EXAMPLE BOARD LAYOUT


**DQK0006C**

**WSON - 0.8 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
SCALE:25X



## SOLDER MASK DETAILS

4222322/B 04/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).

## EXAMPLE STENCIL DESIGN

**DQK0006C**

**WSN - 0.8 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">CSD17318Q2</a>	Active	Production	WSO (DQK)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	1718
CSD17318Q2.B	Active	Production	WSO (DQK)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	1718
CSD17318Q2G4.B	Active	Production	WSO (DQK)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	1718
<a href="#">CSD17318Q2T</a>	Active	Production	WSO (DQK)   6	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	1718
CSD17318Q2T.B	Active	Production	WSO (DQK)   6	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	1718

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD17318Q2	WSO	DQK	6	3000	180.0	9.5	2.3	2.3	1.0	4.0	8.0	Q1
CSD17318Q2T	WSO	DQK	6	250	180.0	9.5	2.3	2.3	1.0	4.0	8.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD17318Q2	WSO	DQK	6	3000	189.0	185.0	36.0
CSD17318Q2T	WSO	DQK	6	250	189.0	185.0	36.0

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated