



Sample &

Buy







CSD13306W

SLPS537 - MARCH 2015

CSD13306W 12 V N Channel NexFET™ Power MOSFET

1 Features

- Ultra Low on Resistance
- Low Q_q and Q_{qd}
- Small Footprint 1 × 1.5 mm
- Low Profile 0.62 mm Height
- Pb Free
- RoHS Compliant
- Halogen Free

2 Applications

- Battery Management
- Load Switch
- Battery Protection

3 Description

This 8.8 m Ω , 12 V, N-Channel device is designed to deliver the lowest on resistance and gate charge in a small 1 x 1.5 mm outline with excellent thermal characteristics and an ultra low profile.





Product Summary

T _A = 25°	С	TYPICAL VA	UNIT	
V _{DS}	Drain-to-Source Voltage	12		V
Qg	Gate Charge Total (4.5 V)	8.6	nC	
Q _{gd}	Gate Charge Gate-to-Drain	3.0	nC	
D	Drain to Source On Registence	V_{GS} = 2.5 V	12.9	mΩ
R _{DS(on)}	Drain-to-Source On-Resistance	$V_{GS} = 4.5 V$	mΩ	
V _{GS(th)}	Voltage Threshold	1.0	V	

Ordering Information⁽¹⁾

Device	Qty	Media	Package	Ship
CSD13306W	3000	7-Inch Reel	1.0 mm × 1.5 mm	Tape and
CSD13306WT	250	7-Inch Reel	Wafer Level Package	Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T _A = 2	5°C	VALUE	UNIT	
V_{DS}	Drain-to-Source Voltage	12	V	
V_{GS}	Gate-to-Source Voltage	±10	V	
I _D	Continuous Drain Current ⁽¹⁾	3.5	А	
I _{DM}	Pulsed Drain Current ⁽²⁾	44	А	
PD	Power Dissipation ⁽³⁾	1.9	W	
T _{stg}	Storage Temperature Range	EE to 150 %		
TJ	Operating Junction Temperature Range	-55 (0 150	°C	

- (1) Device Operating at a temperature of 105°C
- (2) Min Cu Typ R_{θ JA} = 230°C/W, Pulse width ≤100 µs, duty cycle ≤1%
- (3) Max Cu Typ $R_{\theta JA} = 65^{\circ}C/W$



Gate Charge

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.





Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Spe	cifications 3
	5.1	Electrical Characteristics 3
	5.2	Thermal Information 3
	5.3	Typical MOSFET Characteristics 4

6 Device and Documentation Support 7 6.1 Trademarks 7 6.2 Electrostatic Discharge Caution 7 6.3 Glossary 7 7 Mechanical, Packaging, and Orderable Information 8 7.1 CSD13306W Package Dimensions 8 7.2 Tape and Reel Information 9

4 Revision History

DATE	REVISION	NOTES
March 2015	*	Initial release.

5 Specifications

5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 V, I_D = 250 \mu A$	12			V
I _{DSS}	Drain-to-Source Leakage Current	$V_{GS} = 0 V, V_{DS} = 9.6 V$			1	μA
I _{GSS}	Gate-to-Source Leakage Current	V _{DS} = 0 V, V _{GS} = 10 V			100	nA
V _{GS(th)}	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	0.7	1.0	1.3	V
D	Drain to Source On Registence	$V_{GS} = 2.5 \text{ V}, \text{ I}_{D} = 1.5 \text{ A}$	12 12 12 12.9 12.9 12.9 15 1050 13 324 226 4.2 8.6 1.1 1.2 3.3 7 11 20 8 0.7 14.8	15.5	mΩ	
R _{DS(on)}	Drain-to-Source On-Resistance	V_{GS} = 4.5 V, I _D = 1.5 A		12 0.7 1.0 12.9 8.8 15 1050 324 226 4.2 8.6 3.0 1.1 1.2 3.3 7 11 20 8 0.7 14.8	10.2	mΩ
g _{fs}	Transconductance	V_{DS} = 1.2 V, I _D =1.5 A		15		S
DYNAM	IC CHARACTERISTICS					
CISS	Input Capacitance			1050	1370	pF
C _{OSS}	Output Capacitance	$V_{GS} = 0 V$, $V_{DS} = 6 V$, $f = 1 MHz$		324	421	pF
C _{RSS}	Reverse Transfer Capacitance			226	294	pF
Rg				4.2	8.4	Ω
Qg	Gate Charge Total (4.5V)			8.6	11.2	nC
Q _{gd}	Gate Charge Gate-to-Drain			3.0		nC
Q _{gs}	Gate Charge Gate-to-Source	$v_{DS} = 0 v, i_D = 1.5 A$		1.1		nC
Q _{g(th)}	Gate Charge at Vth			1.2		nC
Q _{OSS}	Output Charge	$V_{DS} = 6 V, V_{GS} = 0 V$		3.3		nC
t _{d(on)}	Turn On Delay Time			7		ns
t _r	Rise Time	V _{DS} = 6 V, V _{GS} = 4.5 V, I _D = 1.5 A		11		ns
t _{d(off)}	Turn Off Delay Time	$R_G = 4 \Omega$		20		ns
t _f	Fall Time			8		ns
DIODE C	CHARACTERISTICS					
V_{SD}	Diode Forward Voltage	$I_{S} = 1.5 \text{ A}, V_{GS} = 0 \text{ V}$		0.7	1.0	V
Q _{rr}	Reverse Recovery Charge			14.8		nC
t _{rr}	Reverse Recovery Time	$v_{DS} = 0 v, i_F = 1.5 A, dl/dt = 200 A/\mu S$		23		ns

5.2 Thermal Information

 $T_A = 25^{\circ}C$ unless otherwise stated

	THERMAL METRIC	MIN	TYP	MAX	UNIT
Б	Junction-to-Ambient Thermal Resistance (1)		230		°C ///
R _{0JA}	Junction-to-Ambient Thermal Resistance ⁽²⁾		65		°C/W

Device mounted on FR4 material with minimum Cu mounting area
 Device mounted on FR4 material with 1 inch² (6.45 cm²), 2 oz. (0.071 mm thick) Cu.



Texas NSTRUMENTS

www.ti.com

5.3 Typical MOSFET Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$



4



Typical MOSFET Characteristics (continued)





Copyright © 2015, Texas Instruments Incorporated



Typical MOSFET Characteristics (continued)

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$



www.ti.com



6 Device and Documentation Support

6.1 Trademarks

NexFET is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

6.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 CSD13306W Package Dimensions





Front View

NOTE: All dimensions are in mm (unless otherwise specified)

Pinout					
POSITION	DESIGNATION				
C2, B2	Source				
A2	Gate				
A1, B1, C1	Drain				



Land Pattern Recommendation



NOTE: All dimensions are in mm (unless otherwise specified)



7.2 Tape and Reel Information

NOTE: All dimensions are in mm (unless otherwise specified)

M0159-01



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CSD13306W	Active	Production	DSBGA (YZC) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-	13306
CSD13306W.B	Active	Production	DSBGA (YZC) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-55 to 150	13306
CSD13306WT	Active	Production	DSBGA (YZC) 6	250 SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-55 to 150	13306
CSD13306WT.B	Active	Production	DSBGA (YZC) 6	250 SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-55 to 150	13306

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated