











CSD13302W

SLPS<u>535</u> - MARCH 2015

CSD13302W 12 V N Channel NexFET™ Power MOSFET

Features

- Ultra Low On Resistance
- Low Q_q and Q_{qd}
- Small Footprint 1 mm x 1 mm
- Low Profile 0.62 mm Height
- Pb Free
- **RoHS Compliant**
- Halogen Free


Applications


- **Battery Management**
- Load Switch
- **Battery Protection**

Description

This 14.6 mΩ, 12 V, N-Channel device is designed to deliver the lowest on resistance and gate charge in a small 1 x 1 mm outline with excellent thermal characteristics and an ultra low profile.

Top View





Product Summary

| $T_A = 25^\circ$ | С | TYPICAL V | UNIT | |
|---------------------|----------------------------|------------------------------|------|----|
| V_{DS} | Drain-to-Source Voltage 12 | | | |
| Q_g | Gate Charge Total (4.5 V) | 4.5 V) 6.0 | | |
| Q_{gd} | Gate Charge Gate-to-Drain | 2.1 | nC | |
| В | Drain-to-Source | V _{GS} = 2.5 V 21.2 | | mΩ |
| R _{DS(on)} | On-Resistance | V _{GS} = 4.5 V 14.6 | | mΩ |
| $V_{GS(th)}$ | Threshold Voltage | 1.0 | | V |

Ordering Information⁽¹⁾

| Device | Qty | Media | Package | Ship |
|------------|------|-------------|------------------------|----------|
| CSD13302W | 3000 | 7-Inch Reel | 1.0 mm × 1.0 mm | Tape and |
| CSD13302WT | 250 | 7-Inch Reel | Wafer Level Package | Reel |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

| | | _ | |
|--------------------------------------|--|------------|------|
| T _A = 25°C | | VALUE | UNIT |
| V _{DS} | Drain-to-Source Voltage | 12 | ٧ |
| V _{GS} | Gate-to-Source Voltage | ±10 | ٧ |
| I _D | Continuous Drain Current (1) | 1.6 | Α |
| I _{DM} | Pulsed Drain Current (2) | 29 | А |
| P _D | Power Dissipation (3) | 1.8 | W |
| T _J , T _{stg} | Operating Junction and Storage Temperature Range | -55 to 150 | °C |

- (1) Device Operating at a temperature of 105°C
- (2) Min Cu Typ $R_{\theta JA} = 275^{\circ}C/W$, Pulse width $\leq 100 \ \mu s$, duty cycle ≤1%
- (3) Max Cu Typ $R_{\theta JA} = 70^{\circ}C/W$

Gate Charge








Table of Contents

| 1 | Features | 1 | 6 [| Device and Documentation Support |
|---|------------------------------------|---|-----|--------------------------------------|
| 2 | Applications | 1 | | 6.1 Trademarks |
| | Description | | | 6.2 Electrostatic Discharge Caution |
| | Revision History | | | 6.3 Glossary |
| | Specifications | | | Mechanical, Packaging, and Orderable |
| | 5.1 Electrical Characteristics | | | nformation 8 |
| | 5.2 Thermal Information | 3 | | 7.1 CSD13302W Package Dimensions |
| | 5.3 Typical MOSFET Characteristics | 4 | • | 7.2 Tape and Reel Information |

4 Revision History

| DATE | REVISION | NOTES |
|------------|----------|------------------|
| March 2015 | * | Initial release. |

Submit Documentation Feedback



5 Specifications

5.1 Electrical Characteristics

 $(T_{\Lambda} = 25^{\circ}C)$

www.ti.com


| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|----------------------------------|---|-----------|------|------------|------|
| STATIC | CHARACTERISTICS | | 1 | | | |
| BV _{DSS} | Drain-to-Source Voltage | V _{GS} = 0 , I _D = 250 μA | 12 | | | V |
| I _{DSS} | Drain-to-Source Leakage Current | V _{GS} = 0 V, V _{DS} = 9.6 V | | | 1 | μΑ |
| I _{GSS} | Gate-to-Source Leakage Current | V _{DS} = 0 V, V _{GS} = 10 V | | | 100 | nA |
| V _{GS(th)} | Gate-to-Source Threshold Voltage | $V_{DS} = V_{GS}, I_{D} = 250 \mu A$ | 0.7 | 1.0 | 1.3 | V |
| | David to Course On Bosistano | V _{GS} = 2.5 V, I _D = 1 A | | 21.2 | 25.8 | |
| R _{DS(on)} | Drain-to-Source On-Resistance | V _{GS} = 4.5 V, I _D = 1 A | 14.6 17.1 | 17.1 | mΩ | |
| g_{fs} | Transconductance | V _{DS} = 1.2 V, I _D = 1 A | | 10 | | S |
| DYNAMI | C CHARACTERISTICS | | | | 1 1 | |
| C _{ISS} | Input Capacitance | | | 663 | 862 | pF |
| Coss | Output Capacitance | $V_{GS} = 0 \text{ V}, V_{DS} = 6 \text{ V}, f = 1 \text{ MHz}$ | | 211 | 274 | pF |
| C _{RSS} | Reverse Transfer Capacitance | | | 151 | 196 | pF |
| R _g | Series Gate Resistance | | | 3.6 | 7.2 | Ω |
| Qg | Gate Charge Total (4.5 V) | | | 6.0 | 7.8 | nC |
| Q _{gd} | Gate Charge Gate-to-Drain | | | 2.1 | | nC |
| Q _{gs} | Gate Charge Gate-to-Source | V _{DS} = 6 V, I _D = 1 A | | 0.7 | | nC |
| Q _{g(th)} | Gate Charge at Vth | | | 0.7 | | nC |
| Q _{OSS} | Output Charge | V _{DS} = 6 V, V _{GS} = 0 V | | 1.3 | | nC |
| t _{d(on)} | Turn On Delay Time | | | 6 | | ns |
| t _r | Rise Time | $V_{DS} = 6 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 1 \text{ A}$ | | 7 | | ns |
| t _{d(off)} | Turn Off Delay Time | $R_G = 0 \Omega$ | | 17 | | ns |
| t_f | Fall Time | | | 7 | | ns |
| DIODE C | CHARACTERISTICS | | | | * | |
| V _{SD} | Diode Forward Voltage | I _S = 1 A, V _{GS} = 0 V | | 0.7 | 1.0 | V |
| Q _{rr} | Reverse Recovery Charge | \\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | 11.6 | | nC |
| t _{rr} | Reverse Recovery Time | V_{DS} = 6 V, I_{S} = 1 A, di/dt = 200 A/ μ s | | 19.6 | | ns |

5.2 Thermal Information


(T_A = 25°C unless otherwise stated)

| | THERMAL METRIC | MIN | TYP | MAX | UNIT |
|----------------|---|-----|-----|-----|------|
| Р | Junction-to-Ambient Thermal Resistance ⁽¹⁾ | | 275 | | °C/W |
| R _θ | Junction-to-Ambient Thermal Resistance (2) | | 70 | | C/VV |

- (1) Device mounted on FR4 material with minimum Cu mounting area.
 (2) Device mounted on FR4 material with 1 inch² (6.45 cm²), 2 oz. (0.071 mm thick) Cu.



Typical $R_{\theta JA} = 70^{\circ}C/W$ when mounted on 1 inch² of 2 oz. Cu.




Typical $R_{\theta JA} =$ 275°C/W when mounted on minimum pad area of 2 oz. Cu.



5.3 Typical MOSFET Characteristics


 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$






www.ti.com

Typical MOSFET Characteristics (continued)









Figure 2. Saturation Characteristics








Figure 4. Gate Charge

Figure 5. Capacitance




Figure 6. Threshold Voltage vs Temperature





Figure 7. On-State Resistance vs Gate-to-Source Voltage

ISTRUMENTS

Typical MOSFET Characteristics (continued)

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$








Figure 8. Normalized On-State Resistance vs Temperature





4.5 I_{DS} - Drain-to-Source Current (A) 3.5 3 2.5 2 1.5 0.5 -45 -20 5 30 55 80 105 130 155 180

Figure 9. Typical Diode Forward Voltage

Figure 10. Maximum Safe Operating Area

Figure 11. Maximum Drain Current vs Temperature

 T_{C} - Case Temperature (°C)

D011



6 Device and Documentation Support

6.1 Trademarks

NexFET is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

6.2 Electrostatic Discharge Caution



www.ti.com

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


SLPS535 – MARCH 2015 www.ti.com

TEXAS INSTRUMENTS

7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 CSD13302W Package Dimensions



NOTE: All dimensions are in mm (unless otherwise specified)

Pin Configuration Table


| POSITION | DESIGNATION |
|----------|-------------|
| A2 | Source |
| A1 | Gate |
| B1. B2 | Drain |

Submit Documentation Feedback




www.ti.com


Land Pattern Recommendation



NOTE: All dimensions are in mm (unless otherwise specified)

7.2 Tape and Reel Information







M0153-01

NOTE: All dimensions are in mm (unless otherwise specified

www.ti.com 23-May-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ | MSL rating/ | Op temp (°C) | Part marking |
|-----------------------|--------|---------------|-----------------|-----------------------|------|---------------|--------------------|--------------|--------------|
| | (1) | (2) | | | (3) | Ball material | Peak reflow | | (6) |
| | | | | | | (4) | (5) | | |
| CSD13302W | Active | Production | DSBGA (YZB) 4 | 3000 LARGE T&R | Yes | SNAGCU | Level-1-260C-UNLIM | - | 302 |
| CSD13302W.B | Active | Production | DSBGA (YZB) 4 | 3000 LARGE T&R | Yes | SNAGCU | Level-1-260C-UNLIM | -55 to 150 | 302 |
| CSD13302WT | Active | Production | DSBGA (YZB) 4 | 250 SMALL T&R | Yes | SNAGCU | Level-1-260C-UNLIM | -55 to 150 | 302 |
| CSD13302WT.B | Active | Production | DSBGA (YZB) 4 | 250 SMALL T&R | Yes | SNAGCU | Level-1-260C-UNLIM | -55 to 150 | 302 |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated