











CSD13201W10

SLPS306A-MAY 2012-REVISED SEPTEMBER 2015

CSD13201W10 N-Channel NexFET™ Power MOSFET

Features

- Ultra-Low Qa and Qad
- Small Footprint (1 mm × 1 mm)
- Low Profile 0.62-mm Height
- Pb-Free
- **RoHS Compliant**
- Halogen-Free
- Gate-Source Voltage Clamp


Applications

- **Battery Management**
- Load Switch
- **Battery Protection**

Description

This 12-V, 26-mΩ, N-Channel device is designed to deliver the lowest on resistance and gate charge in the smallest outline possible with excellent thermal characteristics in an ultra-low profile.

Top View



Product Summary

| T _A = 25° | С | TYPICAL V | UNIT | |
|----------------------|----------------------------------|--------------------------|------|-------|
| V_{DS} | Drain-to-Source Voltage | 12 | | V |
| Q_g | Gate Charge Total (4.5 V) | 2.3 | nC | |
| Q _{gd} | Gate Charge Gate-to-Drain | 0.3 | 0.3 | |
| | | V _{GS} = 1.8 V | 38 | mΩ |
| R _{DS(on)} | Drain-to-Source On Resistance | V _{GS} = 2.5 V | 29 | 11122 |
| | T to olota loo | $V_{GS} = 4.5 \text{ V}$ | 26 | mΩ |
| V _{GS(th)} | Threshold Voltage | 0.8 | V | |

Device Information⁽¹⁾


| PART NUMBER | PACKAGE | MEDIA | QTY | SHIP | |
|-------------|------------------------------------|----------------|------|------------------|--|
| CSD13201W10 | 1 mm x 1 mm Wafer Level Package | 7-inch reel | 3000 | Tape and Reel | |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

| $T_A = 25^{\circ}C$ | ; | VALUE | UNIT |
|--------------------------------------|---|------------|------|
| V_{DS} | Drain-to-Source Voltage | 12 | V |
| V_{GS} | Gate-to-Source Voltage | ±8 | ٧ |
| I _D | Continuous Drain Current, T _A = 25°C ⁽¹⁾ | 1.6 | Α |
| I_{DM} | Pulsed Drain Current, T _A = 25°C ⁽²⁾ | 20.2 | Α |
| P_D | Power Dissipation ⁽¹⁾ | 1.2 | W |
| T _J , T _{stg} | Operating Junction and Storage Temperature Range | -55 to 150 | °C |

- (1) $R_{\theta JA} = 105^{\circ}\text{C/W}$ on 1in^2 Cu (2 oz.) on 0.060" thick FR4 PCB.
- (2) Pulse width ≤ 300 µs, duty cycle ≤ 2%








Table of Contents

| rostatic Discharge Cautionsary |
|--------------------------------|
| 3 |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Cł | hanges from Original (May 2012) to Revision A | Page |
|----|---|----------------|
| • | Added part number to title | 1 |
| • | Enhanced Description | 1 |
| • | Added Device and Documentation Support section. | <mark>7</mark> |

Submit Documentation Feedback



5 Specifications

5.1 Electrical Characteristics

 $T_A = 25^{\circ}C$ (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|----------------------------------|--|------|------|------|-----------|
| STATIC C | CHARACTERISTICS | | | | | |
| BV _{DSS} | Drain-to-source voltage | V _{GS} = 0 V, I _D = 250 μA | 12 | | | V |
| I _{DSS} | Drain-to-source leakage current | V _{GS} = 0 V, V _{DS} = 9.6 V | | | 1 | μΑ |
| I _{GSS} | Gate-to-source leakage current | V _{DS} = 0 V, V _{GS} = 8 V | | | 100 | nA |
| V _{GS(th)} | Gate-to-source threshold voltage | $V_{DS} = V_{GS}, I_{D} = 250 \mu A$ | 0.65 | 0.8 | 1.1 | V |
| | | V _{GS} = 1.8 V, I _D = 1 A | | 38 | 53 | |
| R _{DS(on)} | Drain-to-source on resistance | V _{GS} = 2.5 V, I _D = 1 A | | 29 | 39 | $m\Omega$ |
| | | V _{GS} = 4.5 V, I _D = 1 A | | 26 | 34 | |
| 9 _{fs} | Transconductance | V _{DS} = 6 V, I _D = 1 A | | 23 | | S |
| DYNAMIC | CHARACTERISTICS | | | | | |
| C _{ISS} | Input capacitance | | | 385 | 462 | pF |
| Coss | Output capacitance | V _{GS} = 0 V, V _{DS} = 6 V, f = 1 MHz | | 245 | 294 | pF |
| C _{RSS} | Reverse transfer capacitance | | | 18.1 | 22.6 | pF |
| R _g | Series gate resistance | | | 3 | | Ω |
| Q _g | Gate charge total (4.5 V) | | | 2.3 | 2.9 | nC |
| Q _{gd} | Gate charge gate-to-drain | V 6V 1 4 A | | 0.3 | | nC |
| Q _{gs} | Gate charge gate-to-source | $V_{DS} = 6 \text{ V}, I_{D} = 1 \text{ A}$ | | | | nC |
| Q _{g(th)} | Gate charge at Vth | | | | | nC |
| Q _{OSS} | Output charge | V _{DS} = 6.0 V, V _{GS} = 0 V | | 1.8 | | nC |
| t _{d(on)} | Turn on delay time | | | 3.9 | | ns |
| t _r | Rise time | V _{DS} = 6 V, V _{GS} = 4.5 V, I _D = 1 A | | 5.9 | | ns |
| t _{d(off)} | Turn off delay time | $R_G = 20 \Omega$ | | 14.4 | | ns |
| t _f | Fall time | | | 9.7 | | ns |
| DIODE CI | HARACTERISTICS | | | | * | |
| V _{SD} | Diode forward voltage | I _S = 1 A, V _{GS} = 0 V | | 0.7 | 1 | V |
| Q _{rr} | Reverse recovery charge | V CV I 4.0 di/dt 400.0 ft | | 2.4 | | nC |
| t _{rr} | Reverse recovery time | V_{DS} = 6 V, I_{S} = 1 A, di/dt = 100 A/ μ s | | 11.5 | | ns |


5.2 Thermal Information

(T_A = 25°C unless otherwise stated)


| | THERMAL METRIC | MIN | TYP | MAX | UNIT |
|-----------------|--|-----|-----|-------|------|
| $R_{\theta JA}$ | Thermal resistance junction-to-ambient (minimum Cu area) | | | 228.6 | °C/W |
| $R_{\theta JA}$ | Thermal resistance junction-to-ambient (1 in ² Cu area) | | | 131.1 | °C/W |

Product Folder Links: CSD13201W10






Max $R_{\theta JA} = 131.1^{\circ}$ C/W when mounted on 1 inch² of 2 oz. Cu.



Max $R_{\theta JA} = 228.6$ °C/W when mounted on minimum pad area of 2 oz. Cu.

5.3 Typical MOSFET Characteristics

 $T_A = 25$ °C (unless otherwise noted)




Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



Typical MOSFET Characteristics (continued)


 $T_A = 25$ °C (unless otherwise noted)





Typical MOSFET Characteristics (continued)

 $T_A = 25$ °C (unless otherwise noted)





6 Device and Documentation Support

6.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

6.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


Product Folder Links: CSD13201W10



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 CSD13201W10 Package Dimensions



NOTE: All dimensions are in mm (unless otherwise specified)


Pin Configuration Table

| POSITION | DESIGNATION |
|----------|-------------|
| A2 | Source |
| A1 | Gate |
| B1, B2 | Drain |

Copyright © 2012–2015, Texas Instruments Incorporated Product Folder Links: *CSD13201W10*



7.2 Land Pattern Recommendation



NOTE: All dimensions are in mm (unless otherwise specified)

Copyright © 2012–2015, Texas Instruments Incorporated

Submit Documentation Feedback

www.ti.com 23-May-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|--------|---------------|-----------------|-----------------------|-----------------|-------------------------------|----------------------------|--------------|------------------|
| CSD13201W10 | Active | Production | DSBGA (YZB) 4 | 3000 LARGE T&R | Yes | SNAGCU | Level-1-260C-UNLIM | -55 to 150 | 201 |
| CSD13201W10.B | Active | Production | DSBGA (YZB) 4 | 3000 LARGE T&R | Yes | SNAGCU | Level-1-260C-UNLIM | -55 to 150 | 201 |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2020

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| CSD13201W10 | DSBGA | YZB | 4 | 3000 | 180.0 | 8.4 | 1.06 | 1.06 | 0.69 | 2.0 | 8.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2020




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) | |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|--|
| CSD13201W10 | DSBGA | YZB | 4 | 3000 | 182.0 | 182.0 | 20.0 | |

YZB (S-XBGA-N4)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

Devices in YZB package can have dimension D ranging from 0.94 to 1.65 mm and dimension E ranging from 0.94 to 1.65 mm.

To determine the exact package size of a particular device, refer to the device datasheet or contact a local TI representative.

- E. Reference Product Data Sheet for array population. 2×2 matrix pattern is shown for illustration only.
- F. This package contains lead—free balls. Refer to YEB (Drawing #4204178) for tin—lead (SnPb) balls.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated