







CD74HC93, CD74HCT93 SCHS138D - NOVEMBER 1998 - REVISED MARCH 2022

CD74HC93, CD74HCT93 High-Speed CMOS Logic 4-Bit Binary Ripple Counter

1 Features

- Can be configured to divide by 2, 8, and 16
- Asynchronous reset
- Fanout (over temperature range)
 - Standard outputs: 10 LSTTL loads
 - Bus driver outputs: 15 LSTTL loads
- Wide operating temperature range: 55°C to
- Balances propagation delay and transition times
- Signigicant power reduction compared to LSTTL logic ICs
- HC types
 - 2 V to 6 V operation
 - High noise immunity: N_{IL} = 30%, N_{IH} = 30% of
- **HCT** types
 - 4.5 V to 5.5 V operation
 - Direct LSTTL input logic compatibility, V_{IL} = 0.8 $V (max), V_{IH} = 2 V (min)$
 - CMOS input compatibility, I_I ≤ 1 μA at V_{OI}, V_{OH}


2 Description

The CD74HC93 and CD74HCT93 are high-speed silicon-gate CMOS devices and are pin-compatible with low power Schottky TTL (LSTTL). These 4bit binary ripple counters consist of four flip-flops internally connected to provide a divide-by-two section and a divide-by-eight section. Each section has a separate clock input (CPO and CPI) to initiate state changes of the counter on the HIGH to LOW clock transition. State changes of the Qn outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
CD74HC93M	SOIC (14)	8.65 mm × 3.90 mm
CD74HC93E	PDIP (14)	19.31 mm × 6.35 mm
CD74HCT93E	PDIP (14)	19.31 mm × 6.35 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Functional Block Diagram



Table of Contents

1 Features	1 7.2 Functional Block Diagram
2 Description	<u>~</u>
3 Revision History	2 8 Power Supply Recommendations1
4 Pin Configuration and Functions	
5 Specifications	
5.1 Absolute Maximum Ratings	
5.2 Recommended Operating Conditions	
5.3 Thermal Information	·
5.4 Electrical Characteristics	5 10.3 Support Resources
5.5 Prerequisite for Switching Characteristics	6 10.4 Trademarks12
5.6 Switching Characteristics	6 10.5 Electrostatic Discharge Caution12
6 Parameter Measurement Information	
7 Detailed Description	
7.1 Overview	

3 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (September 2003) to Revision D (March 2022)

Page



4 Pin Configuration and Functions



N or D package 14-Pin PDIP or SOIC Top View



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		· ·	MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
I _{IK}	Input diode current ⁽²⁾	$(V_1 < -0.5 \text{ V or } V_1 > V_{CC} + 0.5 \text{ V})$		±20	mA
I _{OK}	Output diode current ⁽²⁾	$(V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V})$		±20	mA
Io	Output source or sink current per output pin	$(V_O > -0.5 \text{ V or } V_O < V_{CC} + 0.5 \text{ V})$		±25	mA
	Continuous current through V _{CC} o	r GND		±50	mA
TJ	Junction temperature	Junction temperature			
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 Recommended Operating Conditions

			MIN	NOM MAX	UNIT	
\/	Supply voltage	HC types	2	(6 V	
V _{CC}	Supply voltage	HCT types	4.5	5.		
VI	Input voltage	0	V _C	c V		
Vo	Output voltage	Output voltage			c V	
		2 V		100)	
t _t	Input transition rise/fall time	4.5 V		50	00 ns	
		6 V		40	D	
T _A	Operating free-air temperature	·	- 55	12:	5 °C	

5.3 Thermal Information

		D (SOIC)	N (PDIP)	
THERMAL METRI	С	14 PINS	14 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽¹⁾	86	80	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



5.4 Electrical Characteristics

	PARAMETER	TEST CONDITIONS(1)	V _{CC}	T,	_A = 25°C	;	– 40°C t	o 85°C	– 55° 125		UNIT
			(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
HC TYF	PES										
			2	1.5			1.5		1.5		V
V_{IH}	High level input voltage		4.5	3.15			3.15		3.15		V
			6	4.2			4.2		4.2		V
			2			0.5		0.5		0.5	V
V_{IL}	Low level input voltage		4.5			1.35		1.35		1.35	V
			6			1.8		1.8		1.8	V
		I _{OH} = – 20 μA	2	1.9			1.9		1.9		V
		I _{OH} = – 20 μA	4.5	4.4			4.4		4.4		V
V_{OH}	High-level output voltage	I _{OH} = – 20 μA	6	5.9			5.9		5.9		V
		I _{OH} = – 4 mA	4.5	3.98			3.84		3.7		V
		I _{OH} = - 5.2 mA	6	5.48			5.34		5.2		V
		I _{OL} = 20 μA	2			0.1		0.1		0.1	V
		I _{OL} = 20 μA	4.5			0.1		10.1		0.1	V
V_{OL}	Low-level output voltage	I _{OL} = 20 μA	6			0.1		0.1		0.1	V
		I _{OL} = 4 mA	4.5			0.26		0.33		0.4	V
		I _{OL} = 5.2 mA	6			0.26		0.33		0.4	V
I _I	Input leakage current	V _{CC} or GND	6			±0.1		±1		±1	nA
I _{CC}	Supply current	V _{CC} or GND	6			8		80		160	μA
I _{CC}	Supply-current change	One input at 0.5 V or 2.4 V, Other inputs at 0 or V _{CC}	5.5		1.4	2.4		2.9			mA
Ci	Input capacitance		4.5 to 5.5		3	10		10			pF
HCT TY	PES .										
V_{IH}	High level input voltage		4.5 to 5.5	2			2		2		V
V _{IL}	Low level input voltage		4.5 to 5.5			0.8		0.8		0.8	٧
.,	Link lavel Output Valtage	I _{OH} = – 20 μA	4.5	4.4			4.4		4.4		V
V_{OH}	High level Output Voltage	I _{OH} = – 4 mA	4.5	3.98			3.84		3.7		V
.,	1 1 4 14	I _{OH} = 20 μA	4.5			0.1		0.1		0.1	V
V_{OL}	Low level output voltage	I _{OH} = 4 mA	4.5			0.26		0.33		0.4	V
I _I	Input leakage current	V _{CC} or GND	5.5			±0.1		±1		±1	μA
I _{CC}	Supply current	V _{CC} or GND	5.5			8		80		160	μA
ΔI _{CC} (2)	Additional supply current	CP0,CP1	4.5 to 5.5		100	216		270		294	μA
(3)	per input pin	CLR1, CLR2	4.5 to 5.5		100	144		180		196	μA

⁽¹⁾ $V_I = V_{IH}$ or V_{IL} , unless otherwise noted. (2) For dual-supply systems theorietical worst case ($V_I = 2.4$ V, $V_{CC} = 5.5$ V) specifications is 1.8 mA. (3) Inputs held at $V_{CC} - 2.1$.



5.5 Prerequisite for Switching Characteristics

	PARAMETER	V 00	25°C	2	– 40°C to	85°C	- 55°C to 125°C		UNIT
	PARAMETER	V _{CC} (V)	MIN	MAX	MIN	MAX	MIN	MAX	UNII
HC TY	PES								
		2	6		5		4		MHz
f _{MAX}	Maximum clock frequency	4.5	30		24		20		MHz
		6	35		28		24		MHz
		2	80		100		120		ns
t _W	Clock pulse width CP0, CP1	4.5	16		20		24		ns
		6	14		17		20		ns
		2	80		100		120		ns
t _w	Reset pulse width	4.5	16		20		24		ns
		6	14		17		20		ns
		2	50		65		75		ns
t _{REM}	Reset removal time	4.5	10		13		15		ns
		6	9		11		13		ns
HCT TY	/PES	<u>.</u>							
f _{MAX}	Maximum clock frequency	4.5	30		24		20		MHz
t _W	Clock pulse width CP0, CP1	4.5	16		20		24		ns
t _W	Reset pulse width	4.5	16		20		24		ns
t _{REM}	Reset removal time	4.5	10		13		15		ns

5.6 Switching Characteristics

Input t_r , t_f = 6ns. C_L = 50pF unless otherwise noted

	PARAMETER	V _{CC} (V)		25°C		- 40°C to	85°C	- 55°C to 125°C	ш
	FARAIVIETER		MIN	TYP	MAX	MIN	MAX	MIN MA	X
HC TYPE	S							,	
		2			125		155	19	0 ns
t_{PLH},t_{PHL}	CP0 to Q0	4.5		10 ⁽¹⁾	25		31	3	8 ns
		6			21		26	3	2 ns
		2			135		170	20	5 ns
t _{PLH} , t _{PHL}	CP1 to Q1	4.5			27		34	4	1 ns
		6			23		29	3	5 ns
	CP1 to Q2	2			185		230	28	0 ns
t _{PLH} , t _{PHL}		4.5			37		46	5	6 ns
		6			31		39	4	8 ns
		2			245		305	37	0 ns
t _{PLH} , t _{PHL}	CP1 to Q3	4.5		21 ⁽¹⁾	49		61	7	4 ns
		6			42		52	6	3 ns
		2			155		195	23	5 ns
t _{PLH} , t _{PHL}	MR1, MR2 to Qn	4.5		13 ⁽¹⁾	31		39		7 ns
		6			26		33		0 ns
		2			75		95	11	0 ns
t_{TLH} , t_{THL}	Output transition time	4.5			15		19	2	2 ns
		6			13		16	1	9 ns
C _{IN}	Input capacitance				10		10	1	0 pF



5.6 Switching Characteristics (continued)

Input t_r , t_f = 6ns. C_L = 50pF unless otherwise noted

	PARAMETER		2	5°C		- 40°C to	85°C	- 55°C to 125°C		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONII
C _{PD}	Power dissipation capacitance			25			10		19	pF
HCT TYPES										
t _{PLH} , t _{PHL}	CP0 to Q0	4.5		14 ⁽¹⁾	34		43		51	ns
t _{PLH} , t _{PHL}	CP1 to Q1	4.5			34		43		51	ns
t _{PLH} , t _{PHL}	CP1 to Q2	4.5			46		58		69	ns
t _{PLH} , t _{PHL}	CP1 to Q3	4.5		24 ⁽¹⁾	58		73		87	ns
t _{PLH} , t _{PHL}	MR1, MR2 to Qn	4.5		13 ⁽¹⁾	33		41	·	50	ns
t _{TLH} , t _{THL}	Output Transition time	4.5			15		19		22	ns
C _{IN}	Input Capacitance				10		10		10	pF
C _{PD}	Power dissipation capacitance			25						pF

⁽¹⁾ $C_L = 15pF. V_{CC} = 5.$




6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_t < 6 \text{ ns}$.


For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.




(1) C_L includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for Push-Pull Outputs




(1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd} .

Figure 6-2. Voltage Waveforms, Propagation Delays for Standard CMOS Inputs



(1) The greater between t_{r} and t_{f} is the same as t_{t} .

Figure 6-3. Voltage Waveforms, Input and Output Transition Times for Standard CMOS Inputs



(1) The greater between t_{PLH} and t_{PHL} is the same as $t_{\text{pd}}.$

Figure 6-4. Voltage Waveforms, Propagation Delays for TTL-Compatible Inputs

7 Detailed Description

7.1 Overview

The CD74HC93 and CD74HCT93 are high-speed silicon-gate CMOS devices and are pin-compatible with low power Schottky TTL (LSTTL). These 4-bit binary ripple counters consist of four flip-flops internally connected to provide a divide-by-two section and a divide-by-eight section. Each section has a separate clock input ($\overline{\text{CP0}}$ and $\overline{\text{CP1}}$) to initiate state changes of the counter on the HIGH to LOW clock transition. State changes of the Q_n outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes.

A gated AND asynchronous reset (MR1 and MR2) is provided which overrides both clocks and resets (clears) all flip-flops.

Because the output from the divide-by-two section is not internally connected to the succeeding stages, the device may be operated in various counting modes.

In a 4-bit ripple counter the output Q0 must be connected externally to input $\overline{CP1}$. The input count pulses are applied to clock input $\overline{CP0}$. Simultaneous frequency divisions of 2, 4, 8, and 16 are performed at the Q₀, Q₁, Q₂, and Q₃ outputs as shown in the function table. As a 3-bit ripple counter the input count pulses are applied to input $\overline{CP1}$.

Simultaneous frequency divisions of 2, 4, and 8 are available at the Q_1 , Q_2 , Q_3 outputs. Independent use of the first flipflop is available if the reset function coincides with the reset of the 3-bit ripple-through counter.

7.2 Functional Block Diagram




Figure 7-1. Functional Block Diagram



7.3 Device Functional Modes

Truth Table

COUNT		OUTP	OUTPUTS ⁽¹⁾								
COUNT	Q_0	Q ₁	Q_2	Q_3							
0	L	L	L	L							
1	Н	L	L	L							
2	L	Н	L	L							
3	Н	Н	L	L							
4	L	L	Н	L							
5	Н	H L		L							
6	L	Н	Н	L							
7	Н	Н	Н	L							
8	L	L	L	Н							
9	Н	L	L	Н							
10	L	Н	L	Н							
11	Н	Н	L	Н							
12	L	L	Н	Н							
13	Н	L	Н	Н							
14	L	Н	Н	Н							
15	Н	Н	Н	Н							

(1) H = High voltage level, L = Low voltage level.

Table 7-1. Mode Selection

RESET C	OUTPUTS	OUTPUTS ⁽¹⁾						
MR1	MR2	Q_0	Q ₁	Q ₂	Q ₃			
Н	Н	L	L	L	L			
L	Н	Count	Count	Count	Count			
Н	L							
L	L							

(1) H = High voltage level, L = Low voltage level.



8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

9 Layout

9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.



10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Documentation Support

10.1.1 Related Documentation

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

26-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CD74HC93E	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC93E
CD74HC93E.A	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC93E
CD74HC93EE4	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC93E
CD74HC93M	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-55 to 125	HC93M
CD74HC93M96	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU SN NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC93M
CD74HC93M96.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC93M
CD74HC93MT	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-55 to 125	HC93M
CD74HCT93E	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT93E
CD74HCT93E.A	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT93E

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No. RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 26-Jul-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC93M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ſ	CD74HC93M96	SOIC	D	14	2500	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HC93E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HC93E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HC93E.A	N	PDIP	14	25	506	13.97	11230	4.32
CD74HC93E.A	N	PDIP	14	25	506	13.97	11230	4.32
CD74HC93EE4	N	PDIP	14	25	506	13.97	11230	4.32
CD74HC93EE4	N	PDIP	14	25	506	13.97	11230	4.32
CD74HCT93E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HCT93E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HCT93E.A	N	PDIP	14	25	506	13.97	11230	4.32
CD74HCT93E.A	N	PDIP	14	25	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated