#### CD74HCT574-Q1 HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP 3-STATE, POSITIVE-EDGE TRIGGERED

SCLS570A – FEBRUARY 2004 – REVISED APRIL 2008

- Qualified for Automotive Applications
- Buffered Inputs
- Common 3-State Output-Enable Control
- 3-State Outputs
- Bus-Line Driving Capability
- Typical Propagation Delay (Clock to Q): 15 ns at V<sub>CC</sub> = 5 V, C<sub>L</sub> = 15 pF, T<sub>A</sub> = 25°C
- Fanout (Over Temperature Range)
  Standard Outputs ... 10 LSTTL Loads
  - Bus Driver Outputs ... 15 LSTTL Loads
- Balanced Propagation Delay and Transition Times

#### description/ordering information

The CD74HCT574 is an octal D-type flip-flop with 3-state outputs and the capability to drive 15 LSTTL loads. The eight edge-triggered flip-flops enter data into their registers on the low-to-high transition of the clock (CP). The output enable ( $\overline{OE}$ ) controls the 3-state outputs and is independent of the register operation. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

- Significant Power Reduction Compared to LSTTL Logic ICs
- V<sub>CC</sub> Voltage = 4.5 V to 5.5 V
- Direct LSTTL Input Logic Compatibility, V<sub>IL</sub> = 0.8 V (Max), V<sub>IH</sub> = 2 V (Min)
- CMOS Input Compatibility, I<sub>I</sub>  $\leq$  1  $\mu$ A at V<sub>OL</sub>, V<sub>OH</sub>

M OR PW PACKAGE (TOP VIEW)										
OE [ D0 [ D1 [ D2 [ D3 [ D4 [ D5 [ D6 [ D7 [ GND [	1 2 3 4 5 6 7 8 9 10	σ	20 19 18 17 16 15 14 13 12 11	V <sub>CC</sub>   Q0   Q1   Q2   Q3   Q4   Q5   Q7   CP						
5D L				H J.						

#### **ORDERING INFORMATION<sup>†</sup>**

TA	PACK	AGE <sup>‡</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
4000 to 40500	SOIC – M	Tape and reel	CD74HCT574QM96Q1	HCT574Q
-40°C to 125°C	TSSOP – PW	Tape and reel	CD74HCT574QPWRQ1	HCT574Q

<sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

<sup>‡</sup> Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2008, Texas Instruments Incorporated

### CD74HCT574-Q1 HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP **3-STATE, POSITIVE-EDGE TRIGGERED** SCLS570A – FEBRUARY 2004 – REVISED APRIL 2008

FUNCTION TABLE											
	INPUTS										
OE	СР	Q									
L	$\uparrow$	Н	Н								
L	$\uparrow$	L	L								
L	L	Х	Q <sub>0</sub>								
Н	Х	Х	Z								


NOTE: H = High voltage level (steady state)

L = Low voltage level (steady state) X = Don't care

 $\uparrow$  = Transition from low to high level  $Q_0$  = Level before the indicated steady-state conditions were established

Z = High-impedance state

logic diagram (positive logic)





### CD74HCT574-Q1 HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP 3-STATE, POSITIVE-EDGE TRIGGERED SCLS570A - FEBRUARY 2004 - REVISED APRIL 2008

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ (see Note 1) -0.5 Input clamp current, $I_{IK}$ ( $V_I < -0.5$ V or $V_I > V_{CC} + 0.5$ V) -0.5 Output clamp current, $I_{OK}$ ( $V_O < -0.5$ V or $V_O > V_{CC} + 0.5$ V) -0.5 Drain current per output, $I_O$ ( $V_O > -0.5$ V or $V_O < V_{CC} + 0.5$ V) -0.5 Output source or sink current per output, $I_O$ ( $V_O > -0.5$ V or $V_O < V_{CC} + 0.5$ V) -0.5 Continuous current through $V_{CC}$ or GND, $I_{CC}$ -0.5 Package thermal impedance, $\theta_{JA}$ (see Note 2): M package -0.5	±20 mA ±20 mA ±35 mA ±25 mA ±50 mA 58°C/W
PW package	
Maximum junction temperature, T <sub>J</sub> Lead temperature (during soldering):	. 150°C
At distance 1/16 $\pm$ 1/32 inch (1,59 $\pm$ 0,79 mm) from case for 10 s max	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages referenced to GND unless otherwise specified.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	V
VIH	High-level input voltage $V_{CC} = 4.5 \text{ V to } 5.5$	V 2		V
VIL	Low-level input voltage $V_{CC} = 4.5 \text{ V to } 5.5$	V	0.8	V
VI	Input voltage	0	VCC	V
VO	Output voltage	0	VCC	V
	$V_{CC} = 2 V$	0	1000	
<sup>t</sup> t	Input transition (rise and fall) time $V_{CC} = 4.5 V$	0	500	ns
	V <sub>CC</sub> = 6 V	0	400	
TA	Operating free-air temperature	-40	125	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



## CD74HCT574-Q1 HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP **3-STATE, POSITIVE-EDGE TRIGGERED** SCLS570A – FEBRUARY 2004 – REVISED APRIL 2008

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	I <sub>O</sub> (mA)	v <sub>cc</sub>	т,	<b>₄ = 25°C</b>	;	T <sub>A</sub> = −40°C TO 125°C		UNIT	
			(mA)		MIN	TYP	MAX	MIN	MAX	
N		CMOS loads	-0.02	4.5 V	4.4			4.4		V
VOH	$V_I = V_{IH} \text{ or } V_{IL}$	TTL loads	-6	4.5 V	3.98			3.7		V
		CMOS loads	0.02	4.5 V			0.1		0.1	
VOL	$V_I = V_{IH} \text{ or } V_{IL}$	TTL loads	6	4.5 V			0.26		0.4	V
lj	$V_I = V_{CC} \text{ or } GND$		0	5.5 V			±0.1		±1	μA
I <sub>OZ</sub>	$V_I = V_{IL} \text{ or } V_{IH},$	$V_{O} = V_{CC} \text{ or } GND$		6 V			±0.5		±10	μA
ICC	$V_I = V_{CC} \text{ or } GND$		0	5.5 V			8		160	μA
ΔICC	$V_{I} = V_{CC} - 2.1 V,$	See Note 4		4.5 V to 5.5 V		100	360		490	μΑ
C <sub>IN</sub>	CL = 50 pF						10		10	pF
COUT	3-state						20		20	pF

NOTE 4: For dual-supply systems, theoretical worst-case (VI = 2.4 V, V<sub>CC</sub> = 5.5 V) specification is 1.8 mA.

#### **HCT** input loading

INPUT	UNIT LOADS <sup>†</sup>				
D0-D7	0.4				
CP	0.75				
OE	0.6				
	D0–D7 CP				

<sup>†</sup>Unit load is  $\Delta I_{CC}$  limit specified in electrical characteristics table, e.g., 360 µA max at 25°C.

#### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

	PARAMETER	Vcc	T <sub>A</sub> = 2	25°C	T <sub>A</sub> = - TO 12	UNIT	
			MIN	MAX	MIN	MAX	
fmax	Maximum clock frequency	4.5 V	30		20		MHz
tw	Clock pulse duration	4.5 V	16		24		ns
t <sub>su</sub>	Setup time, data before clock↑	4.5 V	12		18		ns
th	Hold time, data after clock↑	4.5 V	5		5		ns



### CD74HCT574-Q1 HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP 3-STATE, POSITIVE-EDGE TRIGGERED SCLS570A - FEBRUARY 2004 - REVISED APRIL 2008

#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO		v <sub>cc</sub>	T <sub>A</sub> = 25°C			T <sub>A</sub> = - TO 12	UNIT		
	(INPUT)	(OUTPUT)	CAPACITANCE		MIN	TYP	MAX	MIN	MAX		
	<u>CP</u>	0	CL = 50 pF	4.5 V			33		50		
<sup>t</sup> pd	CP	Q	CL = 15 pF	5 V		15				ns	
4	OE	Q	CL = 50 pF	4.5 V			28		42		
<sup>t</sup> dis	ÛE		CL = 15 pF	5 V		11				ns	
	OE	0	C <sub>L</sub> = 50 pF	4.5 V			30		45		
t <sub>en</sub>	ÛE	Q	CL = 15 pF	5 V		12				ns	
tt		Q	C <sub>L</sub> = 50 pF	4.5 V			12		18	ns	
f <sub>max</sub>	СР		C <sub>L</sub> = 15 pF	5 V		60				MHz	

#### operating characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ , input $t_r$ , $t_f = 6 ns$

	PARAMETER	TYP	UNIT
Cpd	Power dissipation capacitance (see Note 5)	47	pF
NOTE	$F_{1}$ C is used to determine the dynamic neuron consumption (P-), per peckage		

NOTE 5:  $C_{pd}$  is used to determine the dynamic power consumption (P<sub>D</sub>), per package.

 $P_{D}^{rac} = (C_{PD} \times V_{CC}^2 \times f_I) + \Sigma (C_L \times V_{CC}^2 \times f_O)$ 

f<sub>l</sub> = input frequency


 $f_{O}$  = output frequency C<sub>L</sub> = output load capacitance

 $V_{CC}$  = supply voltage



#### CD74HCT574-Q1 HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP 3-STATE, POSITIVE-EDGE TRIGGERED

SCLS570A - FEBRUARY 2004 - REVISED APRIL 2008



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.
- F.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- G.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- H.  $t_{PZH}$  and  $t_{PZL}$  are the same as  $t_{en}$ .
  - Figure 1. Load Circuit and Voltage Waveforms





#### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CD74HCT574QM96G4Q1	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCT574Q1
CD74HCT574QM96G4Q1.A	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCT574Q1
CD74HCT574QPWRG4Q1	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCT574Q1
CD74HCT574QPWRG4Q1.A	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCT574Q1

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD74HCT574-Q1 :



23-May-2025

• Catalog : CD74HCT574

• Enhanced Product : CD74HCT574-EP

• Military : CD54HCT574

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications



Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HCT574QM96G4Q1	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74HCT574QPWRG4Q1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

24-Jul-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HCT574QM96G4Q1	SOIC	DW	20	2000	356.0	356.0	45.0
CD74HCT574QPWRG4Q1	TSSOP	PW	20	2000	353.0	353.0	32.0

# **DW0020A**



### **PACKAGE OUTLINE**

#### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



## DW0020A

## **EXAMPLE BOARD LAYOUT**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DW0020A

## **EXAMPLE STENCIL DESIGN**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **PW0020A**



### **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0020A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0020A

## **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated