







CD54HC4066, CD74HC4066, CD74HCT4066 SCHS208E – FEBRUARY 1998 – REVISED JULY 2024

High-Speed CMOS Logic Quad Bilateral Switch

1 Features

Texas

INSTRUMENTS

- Wide analog-input-voltage range: 0 V – 10 V
- Low ON resistance:
 - V_{CC} = 4.5 V: 25 Ω
 - V_{CC} = 9 V: 15 Ω
- Fast switching and propagation delay times
- Low OFF leakage current
- Wide operating temperature range: –55°C to 125°C
- HC types:
 - 2 V to 10 V operation
 - High noise immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5 V and 10 V
- HCT types:
 - Direct LSTTL input logic compatibility, V_{IL}= 0.8
 V (maximum), V_{IH} = 2 V (minimum)
 - − CMOS input compatibility, $I_1 \le 1 \mu A$ at V_{OL} , V_{OH}

2 Applications

- Analog signal switching and multiplexing: signal gating, modulators, squelch controls, demodulators, choppers, commutating switches
- Digital signal switching and multiplexing: Analogto-digital and digital-to-analog conversions
- Digital control of frequency, impedance, phase, and analog-signal gain
- Building automation



Functional Block Diagram

3 Description

The 'HC4066 and CD74HCT4066 devices contain four independent digitally controlled analog switches that use silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.

These switches feature the characteristic linear ON resistance of the metal-gate CD4066B device. Each switch is turned on by a high-level voltage on its control input.

|--|

PART NUMBER	TEMP. RANGE (°C)	PACKAGE ⁽¹⁾
CD74HC4066	-55 to 125	D (SOIC, 14)
	-55 to 125	PW (TSSOP, 14)
CD74HCT4066	-55 to 125	D (SOIC, 14)

(1) For more information, see Section 19.



Logic Diagram



Table of Contents

1 Features	1
2 Applications	1
3 Description	1
4 Pin Configuration and Functions	
5 Absolute Maximum Detings	
6 ESD Ratings	4
7 Thermal Information	4
8 Recommended Operating Conditions	5
9 Electrical Characteristics: HC Devices	<mark>6</mark>
10 Electrical Characteristics: HCT Devices	7
11 Switching Characteristics HC	<mark>8</mark>
12 Switching Characteristics HCT	<mark>9</mark>
13 Analog Channel Specifications	9
14 Analog Test Circuits	10

15 Test Circuits and Waveforms	. 10
16 Detailed Description	. 11
16.1 Functional Block Diagram	. 11
16.2 Device Functional Modes	.11
17 Device and Documentation Support	.12
17.1 Receiving Notification of Documentation Updates.	.12
17.2 Support Resources	. 12
17.3 Trademarks	.12
17.4 Electrostatic Discharge Caution	.12
17.5 Glossary	.12
18 Revision History	. 12
19 Mechanical, Packaging, and Orderable	
Information	. 12

Copyright © 2024 Texas Instruments Incorporated



4 Pin Configuration and Functions



Figure 4-1. CD74HC4066 D or PW Package, 14-Pin SOIC or TSSOP CD74HCT4066 r D Package, 14-Pin SOIC (Top View)

PIN								
NAME	NO.	TYPE()	DESCRIPTION					
1Y	1	I/O	Input/Output for Switch 1					
1Z	2	I/O	Input/Output for Switch 1					
2Z	3	I/O	Input/Output for Switch 2					
2Y	4	I/O	Input/Output for Switch 2					
2E	5	I	Control pin for Switch 2					
3E	6	I	Control pin for Switch 3					
GND	7	-	Ground Pin					
3Y	8	I/O	Input/Output for Switch 3					
3Z	9	I/O	Input/Output for Switch 3					
4Z	10	I/O	Input/Output for Switch 4					
4Y	11	I/O	Input/Output for Switch 4					
4E	12	I	Control pin for Switch 4					
1E	13	I	Control pin for Switch 1					
V _{CC}	14	-	Power Pin					

Table 4-1. Pin Functions

(1) Signal Types: I = Input, O = Output, I/O = Input or Output.

5 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

			MIN	MAX	UNIT
V _{CC} HCT			-0.5	7	V
V _{CC} HC ⁽¹⁾	DC Supply voltage		-0.5	10.5	V
I _{IK}	DC input diode current	For $V_{l} < -0.5V$ or $V_{l} > V_{CC} + 0.5V$	-20	20	mA
Io	DC switch current ⁽²⁾	For V_{l} < -0.5V or V_{l} > VCC + 0.5V	-20	20	mA
I _{OK}	DC Output diode current	For V_O < -0.5V or V_O > V_{CC} + -0.5V	-25	25	mA
DC Output Source or Sink Current per Output Pin, I _O	For V _O > -0.5V or V _O < V _{CC} + -0.5	-25	25	mA	
I _{CC}	DC V _{CC} or ground current	-50	50	mA	
T _{JMAX}	Maximum junction temperature (P	lastic Package)		150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) In certain applications, the external load-resistor current may include both VCC and signal-line components. To avoid drawing VCC current when switch current flows into the transmission gate inputs, (terminals 1, 4, 8 and 11) the voltage drop across the bidirectional switch must not exceed 0.6V (calculated from RON values shown in the DC Electrical Specifications Table). No VCC current will flow through RLif the switch current flows into terminals 2, 3, 9 and 10. 2.

6 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±500	V	
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±200	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7 Thermal Information

		CD74HCx4066				
	THERMAL METRIC	D (SOIC)	PW (TSSOP)	UNIT		
		14 PINS	14 PINS			
R_{\thetaJA}	Junction-to-ambient thermal resistance	108.4	133.9	°C/W		



8 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
Vac	Supply voltage range (T _A = full package temperature	CD54 and 74HC types	2	10	V
VCC	range)(2)	CD54 and 74HCT types	4.5	5.8	5
V _{IS}	Analog switch I/O voltage		0	V _C	; V
T _A	Ambient temperature		-55	125	5°C
$\begin{array}{c} V_{CC} & F_{rr} \\ \hline V_{IS} & A \\ \hline T_A & A \\ \hline t_r, t_f & II \end{array}$		2 V	0	1000)
	Input rise and fall times	4.5 V	0	500) ns
		6 V	0	400)



9 Electrical Characteristics: HC Devices

Over operating free-air temperature range, $V_{SUPPLY} = \pm 5 V$, and $R_L = 100 \Omega$, (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT	
SIGNAL INPUTS (VIS) AND OUTPU	TS (V _{OS})							
		V _{IS} (V)	V ₁ (V)	V _{cc} (V)	T _A				
					25°C			1.5	
				2	–40°C to +85°C			1.5	
					–55°C to +125°C			1.5	
					25°C			3.15	
High Level Input Voltage	V _{IH}			4.5	–40°C to +85°C			3.15	V
					–55°C to +125°C			3.15	
					25°C			6.3	
				9	–40°C to +85°C			6.3	
					–55°C to +125°C		·	6.3	
					25°C	0.5			
				2	–40°C to +85°C	0.5			
					–55°C to +125°C	0.5			
					25°C	1.35			
Low Level Input Voltage	V _{IL}			4.5	–40°C to +85°C	1.35			V
					–55°C to +125°C	1.35			
					25°C	2.7			
				9	–40°C to +85°C	2.7			
					–55°C to +125°C	2.7			
		V _{CC} or GND			25°C		25	80	
				4.5	–40°C to +85°C			106	
					–55°C to +125°C			128	
			-vcc		25°C		20	75	
				6	–40°C to +85°C			94	Ω
					–55°C to +125°C			113	
					25°C		15	60	
				9	–40°C to +85°C			78	
"ON" Resistance IO - 1mA	R				–55°C to +125°C			95	
	NON				25°C		35	95	-
				4.5	–40°C to +85°C			118	
					–55°C to +125°C			142	
					25°C		24	84	
		V _{CC} to GND		6	–40°C to +85°C			105	Ω
					–55°C to +125°C			126	
					25°C		31	70	
				9	–40°C to +85°C			88	
					–55°C to +125°C			105	
			VCC	4.5	25°C		1		
Switches	▲ R _{ON}		VCC	6	25°C		0.75		Ω
			VCC	9	25°C		0.5		
					25°C			±0.1	
Off-Switch Leakage Current	I_Z	V _{CC} or GND	V _{IL}	10	–55°C to 85°C			±1	μA
					–55°C to 125°C			±1	



Over operating free-air temperature range, $V_{SUPPLY} = \pm 5 V$, and $R_L = 100 \Omega$, (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS		S	MIN	TYP	MAX	UNIT	
				25°C			±0.1		
Input Leakage Current (Any Control)	TEST CONDITIONS MIN T I) IIL V _{CC} or GND 10 25°C -55°C to 85°C -55°C to 125°C I	10	–55°C to 85°C			±1	μA		
			±1						
Quiescent Device Current			6	25°C			18.5		
	Icc			–55°C to 85°C			20		
				–55°C to 125°C			40		
				25°C			35	μΑ	
			10	–55°C to 85°C			160		
				–55°C to 125°C			320		
CONTROL (ADDRESS OR INHIBIT), V _C									

(1) Peak-to-Peak voltage symmetrical about $(V_{DD} - V_{EE}) / 2$.

10 Electrical Characteristics: HCT Devices

Over operating free-air temperature range, $V_{SUPPLY} = \pm 5 V$, and $R_L = 100 \Omega$, (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS					TYP	MAX	UNIT
SIGNAL INPUTS (VIS) AND OUTPUT	rs (v _{os})							
		V _{IS} (V)	V _I (V)	V _{CC} (V)	T _A				
					25°C	2			
High Level Input Voltage	VIH				–40°C to +85°C	2			V
				1 5 to 5 5	–55°C to +125°C	2			
Low Level Input Voltage				4.5 10 5.5	25°C			0.8	
	V _{IL}				–40°C to +85°C			0.8	V
					–55°C to +125°C			0.8	
					25°C		25	80	
"ON" Resistance IO = 1mA		V _{CC} or GND		4.5	–40°C to +85°C			106	Ω
	P		VCC		–55°C to +125°C			128	
	NON	V _{CC} to GND			25°C		35	95	
					–40°C to +85°C			118	Ω
					–55°C to +125°C			142	
"ON" Resistance Between Any Two Switches	▲ R _{ON}		VCC	4.5	25°C		1		Ω
					25°C			±0.1	
Off-Switch Leakage Current	IZ	V _{CC} or GND	VIL	5.5	–55°C to 85°C			±1	μA
					–55°C to 125°C			±1	
				5.5	25°C			±0.1	
Input Leakage Current (Any Control)	IIL		V_{CC} or GND		–55°C to 85°C			±1	μA
					–55°C to 125°C			±1	
					25°C			2	
Quiescent Device Current	I _{CC}		V _{CC} or GND	5.5	–55°C to 85°C			20	
					–55°C to 125°C			40	
Additional Quiescent Device Current					25°C		100	360	μΑ
Per Input Pin: 1 Unit Load	▲ I _{CC}		V _{CC} - 2.1	4.5 to 5.5	–55°C to 85°C			450	
					–55°C to 125°C			490	

CD54HC4066, CD74HC4066, CD74HCT4066

SCHS208E - FEBRUARY 1998 - REVISED JULY 2024



Over operating free-air temperature range, $V_{SUPPLY} = \pm 5 V$, and $R_L = 100 \Omega$, (unless otherwise noted)⁽¹⁾

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CONTROL (ADDRESS OR INHIBIT), V _C					

(1) Peak-to-Peak voltage symmetrical about $(V_{DD} - V_{EE}) / 2$.

11 Switching Characteristics HC

over operating free-air temperature range (unless otherwise noted)

	Parameter	Test Conditions		C _L (pF)	MIN	NOM	MAX	UNIT
		_	25°C	-			60	ns
		2	-40°C to 85°C				75	ns
			-55°C to 125°C				90	ns
Propagati			25°C				12	ns
on Delay		4.5	-40°C to 85°C	50			15	ns
Switch In	LPHL, LPLH		-55°C to 125°C				18	ns
to Out			25°C				8	ns
		9	-40°C to 85°C				11	ns
			-55°C to 125°C				13	ns
		5	25°C	15	15			ns
			25°C				100	ns
		2	-40°C to 85°C				125	ns
			-55°C to 125°C				150	ns
Propagati	t _{PZH} , t _{PZL}		25°C	50			20	ns
Time		4.5	-40°C to 85°C				25	ns
Switch			-55°C to 125°C				30	ns
Delav		9	25°C				12	ns
			-40°C to 85°C				15	ns
			-55°C to 125°C				18	ns
		5	25°C 15			4		ns
	tpнz, tplz	2	25°C	50			150	ns
			-40°C to 85°C				190	ns
			-55°C to 125°C				225	ns
Propagati on Delay		4.5	25°C				30	ns
Time			-40°C to 85°C				38	ns
Switch			-55°C to 125°C				45	ns
Delay			25°C				24	ns
		9	-40°C to 85°C				30	ns
			-55°C to 125°C				36	ns
		5	25°C	15		9.5		ns
Input			25°C				10	
(Control) Capacitan ce C _{PD} Power	Cı		-40°C to 85°C				10	
			-55°C to 125°C	-			10	
								pF
n capacitan ce(1)	C _{PD}	5	25°C			25		

Copyright © 2024 Texas Instruments Incorporated



12 Switching Characteristics HCT

over operating free-air temperature range (unless otherwise noted)

Parameter		Test Co	nditions	C _L (pF)	MIN	NOM	MAX	UNIT
Propagati		4.5	25°C				12	ns
on Delay	t _{PHL} , t _{PLH}		-40°C to 85°C	50			15	ns
Switch In			-55°C to 125°C				18	ns
to Out		5	25°C	15		1.3		ns
Propagati			25°C	50			24	ns
on Delay Time		4.5	-40°C to 85°C				30	ns
Switch	t _{PZH} , t _{PZL}		-55°C to 125°C				36	ns
Turn On Delay		5	25°C	15		5		ns
Propagati	t _{PHZ} , t _{PLZ}	4.5	25°C	50		· ·	35	ns
on Delay Time			-40°C to 85°C				44	ns
Switch			-55°C to 125°C				53	ns
Turn Off Delay		5	25°C	15		5.5		ns
Input			25°C				10	
(Control)	Cı		-40°C to 85°C				10	
ce			-55°C to 125°C				10	
C _{PD} Power dissipatio n capacitan ce(1)	C _{PD}	5	25°C			38		pF

13 Analog Channel Specifications

over operating free-air temperature range (unless otherwise noted)

Parameter		Test Conditions		V _{cc} (V)	HC	нст	UNIT	
Switch Frequency Response Bandwidth at -3dB				4.5	200	200	MHz	
Cross Talk Between Any Two Switches				4.5	-72	-72	dB	
Total Harn	nonia Distortion	1kHz, V _{IS} = 4V _{PP}		4.5	0.022	0.023	%	
		1kHz, V _{IS} = 8V _{PP}		9	0.019	N/A	%	
Control to Switch Feedthro ugh Noise	Control to Switch Feedthrough Noise			4.5	200	130	mV	
Control to Switch Feedthrough Noise				4.5	200	130	mV	
				9	550	N/A		
Switch "O	FF" signal feedthrough			4.5	-72	-72	dB	
C _I Switch input capacitance					5	5	pF	



14 Analog Test Circuits



Figure 14-1. Crosstalk Between Two Switches Test Circuit



Figure 14-2. Frequency Response Test Circuit



Figure 14-4. Control-To-Switch Feedthrough Noise **Test Circuit**

15 Test Circuits and Waveforms







Figure 14-3. Total Harmonic Distortion Test Circuit







Delay Times, Combination Logic



16 Detailed Description

16.1 Functional Block Diagram



Figure 16-1. Functional Block Diagram

Figure 16-2. Logic Diagram

16.2 Device Functional Modes

Table 16-1. Truth Table

INPUTnE	SWITCH						
L ⁽²⁾	Off						
H ⁽¹⁾	On						

(1) H = High Level

(2) L = Low Level



17 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

17.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

17.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

17.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

17.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

17.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

18 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision D (August 2003) to Revision E (July 2024)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Updated thermal information	4
•	Updated electrical specifications	6
•	Updated switching specifications	8
•	Updated analog channel specifications	9
•	Updated ordering information	12

19 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	(3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-8950701CA	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8950701CA CD54HC4066F3A
CD54HC4066F3A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8950701CA CD54HC4066F3A
CD54HC4066F3A.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8950701CA CD54HC4066F3A
CD74HC4066E	NRND	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC4066E
CD74HC4066E.A	NRND	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC4066E
CD74HC4066EE4	NRND	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC4066E
CD74HC4066M	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-55 to 125	HC4066M
CD74HC4066M96	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4066M
CD74HC4066M96.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4066M
CD74HC4066M96E4	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4066M
CD74HC4066MT	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-55 to 125	HC4066M
CD74HC4066PWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HP4066
CD74HC4066PWR.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HP4066
CD74HC4066PWT	Obsolete	Production	TSSOP (PW) 14	-	-	Call TI	Call TI	-55 to 125	HP4066
CD74HCT4066E	NRND	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT4066E
CD74HCT4066E.A	NRND	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT4066E
CD74HCT4066M	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-55 to 125	HCT4066M
CD74HCT4066M96	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4066M
CD74HCT4066M96.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4066M
CD74HCT4066MT	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-55 to 125	HCT4066M

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.



www.ti.com

29-May-2025

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC4066, CD74HC4066, CD74HCT4066 :

- Catalog : CD74HC4066
- Automotive : CD74HCT4066-Q1
- Military : CD54HC4066
- NOTE: Qualified Version Definitions:
 - Catalog TI's standard catalog product
 - Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
 - Military QML certified for Military and Defense Applications

GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



PW0014A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0014A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0014A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated