







CD74HC365-Q1, CD74HC366-Q1, CD74HCT365-Q1 SCHS382A - JANUARY 2010 - REVISED AUGUST 2022

# CDx4HC365-Q1, CD74HC366-Q1 High-Speed CMOS Logic HEX Buffer/Line Driver, **Three-State Non-Inverting and Inverting**

#### 1 Features

- Qualified for automotive applications
- **Buffered** inputs
- High current bus driver outputs
- Typical propagation delay  $t_{Pl,H}$ ,  $t_{PHI}$  = 8 ns at  $V_{CC}$  $= 5 \text{ V}, C_1 = 15 \text{ pF}, T_A = 25^{\circ}\text{C}$
- Fanout (over temperature range)
  - Standard outputs 10 LSTTL loads
  - Bus driver outputs 15 LSTTL loads
- Wide operating temperature range: -40°C to 125°C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- HC types
  - 2 V to 6 V operation
  - High noise immunity:  $N_{II} = 30\%$ ,  $N_{IH} = 30\%$  of  $V_{CC}$  at  $V_{CC} = 5 \text{ V}$
- **HCT** types
  - 4.5 V to 5.5 V operation
  - Direct LSTTL input logic compatibility, V<sub>IL</sub>= 0.8 V (maximum), V<sub>IH</sub> = 2 V (minimum)
  - CMOS input compatibility, II ≤ 1 μA at V<sub>OL</sub>, V<sub>OH</sub>


# 2 Description

CD74HC365-Q1. CD74HC366-Q1. CD74HCT365-Q1 silicon gate CMOS three state buffers are general purpose high-speed non-inverting and inverting buffers. They have high drive current outputs which enable high speed operation even when driving large bus capacitances. These circuits possess the low power dissipation of CMOS circuitry, yet have speeds comparable to low power Schottky TTL circuits. Both circuits are capable of driving up to 15 low power Schottky inputs.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
CD74HC366QDRQ1	D (SOIC, 16)	9.90 mm × 3.90 mm

For all available packages, see the orderable addendum at the end of the data sheet.



NOTE: Inverter not included in CD74HC365-Q1, CD74HCT365-Q1

## **Functional Block Diagram**



## **Table of Contents**

1 Features	1	7.2 Functional Block Diagram	9
2 Description	1	7.3 Device Functional Modes	
3 Revision History	2	8 Power Supply Recommendations	11
4 Pin Configuration and Functions		9 Layout	11
5 Specifications	. 4	9.1 Layout Guidelines	11
5.1 Absolute Maximum Ratings		10 Device and Documentation Support	
5.2 ESD Ratings	. 4	10.1 Receiving Notification of Documentation Update	s12
5.3 Recommended Operating Conditions	4	10.2 Support Resources	12
5.4 Thermal Information	4	10.3 Trademarks	12
5.5 Electrical Characteristics	5	10.4 Electrostatic Discharge Caution	12
5.6 Switching Characteristics	6	10.5 Glossary	
6 Parameter Measurement Information		11 Mechanical, Packaging, and Orderable	
7 Detailed Description	9	Information	12
7.1 Overview			

## **3 Revision History**


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## Changes from Revision \* (January 2010) to Revision A (August 2022)

Page



# **4 Pin Configuration and Functions**



D Package 16-Pin SOIC Top View



## **5 Specifications**

# 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage range	Supply voltage range		7	V	
I <sub>IK</sub>	Input clamp current	$V_{I} < -0.5V \text{ or } V_{I} > V_{CC} + 0.5V$		±20	mA	
I <sub>OK</sub>	Output clamp current	$V_{O}$ < -0.5V or $V_{O}$ > $V_{CC}$ + 0.5V		±20	mA	
	Drain current	V > 0.5V or V < V + 0.5V		±35	A	
Io	$V_{O} > -0.5V \text{ or } V_{O} < V_{CC} + 0.5V$ Continuous output current			±25	mA	
I <sub>cc</sub>	Continuous current through V	CC or GND		±50	mA	
Latch up					Class I	
T <sub>J</sub>	Junction temperature			150	°C	
T <sub>stg</sub>	Storage temperature		-65	150	°C	
	Lead temperature (soldering	10s)		300	°C	

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 5.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	1500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	250	V
		Machine model	200	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## **5.3 Recommended Operating Conditions**

			MIN	MAX	UNIT
V	Supply voltage	HC Types	2	6	V
V <sub>CC</sub>	Supply Voltage	HCT Types	4.5	5.5	v
VI	Input voltage		0	V <sub>CC</sub>	V
Vo	Output voltage		0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating free-air temperature		-40	125	°C
		2 V		1000	
Δt/Δν	Input Rise and Fall Time	4.5 V		500	ns
		6 V		400	

#### 5.4 Thermal Information

		D (SOIC)	
THERMAL METRIC		16 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(1)</sup>	73	°C/W

For more information about traditional and new thermal metrics, see the <u>Semiconductor and IC package thermal metrics</u> application report.



## 5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	DADAMETER	•	TEST	V 00		25°C		-40°C TO	125°C	UNITS		
	PARAMETER		CONDITIONS <sup>(2)</sup>	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	UNITS		
НС Туре	es											
				2	1.5			1.5				
$V_{IH}$	High-level inpu	t voltage		4.5	3.15			3.15		V		
				6	4.2			4.2				
				2			0.5		0.5			
V <sub>IL</sub>	Low-level input	voltage		4.5			1.35		1.35	V		
				6			1.8		1.8			
				2	1.9			1.9				
	High-level	CMOS	I <sub>OH</sub> = -20 μA	4.5	4.4			4.4				
V <sub>OH</sub>	output voltage			6	5.9			5.9		V		
	loads	TTL	I <sub>OH</sub> = -6 mA	4.5	3.98			3.7				
		IIL	I <sub>OH</sub> = -7.8 mA	6	5.48			5.2				
	Low-level output voltage loads					2			0.1		0.1	
		CMOS	I <sub>OL</sub> = 20 μA	4.5			0.1		0.1	V		
V <sub>OL</sub>				6			0.1		0.1			
		TTL	I <sub>OL</sub> = 6 mA	4.5			0.26		0.4			
		IIL	I <sub>OL</sub> = 7.8 mA	6			0.26		0.4			
II	Input leakage o	urrent	$V_I = V_{CC}$ or GND	6			±0.1		±1	μA		
I <sub>CC</sub>	Supply current		$V_I = V_{CC}$ or GND; $I_o$ = 0 A	6			8		160	μΑ		
I <sub>OZ</sub>	Three-state lea	kage current	V <sub>O</sub> = V <sub>CC</sub> or GND	6			±0.5		±10	μA		
НСТ Тур	oes											
V <sub>IH</sub>	High-level inpu	t voltage		4.5 to 5.5	2			2		V		
V <sub>IL</sub>	Low-level input	voltage		4.5 to 5.5			0.8		0.8	V		
.,	High-level outp	ut voltage	I <sub>OH</sub> = – 20 μA	4.5	4.4			4.4		V		
V <sub>OH</sub>	loads	•	I <sub>OH</sub> = – 4 mA	4.5	3.98			3.7		V		
.,	Low-level output voltage		I <sub>OL</sub> = 20 μA	4.5			0.1		0.1			
V <sub>OL</sub>	loads	-	I <sub>OL</sub> = 4 mA	4.5			0.26		0.4	4 V		
I <sub>I</sub>	Input leakage o	urrent	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5			±0.1		±1	μA		
I <sub>CC</sub>	Supply current		V <sub>I</sub> = V <sub>CC</sub> or GND	5.5			8		160	μA		
ΔI <sub>CC</sub>	Additional supp		V <sub>CC</sub> - 2.1	4.5 to 5.5		100	360		490	μA		
I <sub>OZ</sub>	Three-state lea	kage current	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5			±0.5		±10	μA		

<sup>(1)</sup> For dual-supply systems theoretical worst case ( $V_I$  = 2.4V,  $V_{CC}$  = 5.5V) specification is 1.8mA. (2)  $V_I$  =  $V_{IH}$  or  $V_{IL}$ , unless otherwise specified.



## **5.6 Switching Characteristics**

 $C_L = 50$ pF. Input  $t_r$ ,  $t_f = 6$ ns

- '	PARAMETER		V <sub>CC</sub> (V)	25°C	-40°C TO 125°C	UNITS	
				TYP MAX	MAX		
HC Types							
			2	110	165		
		HC365	4.5	22	33		
t <sub>PLH</sub> ,	Propagation delay, data to outputs		6	19	28	ns	
t <sub>PHL</sub>	Propagation delay, data to outputs		2	150	225	115	
		HC366	4.5	31	45		
			6	26	38		
		2	60	90			
t <sub>TLH</sub> , t <sub>THL</sub>	Output transition time	4.5	12	18	ns		
		6	10	15			
Cı	Input capacitance			10	10	pF	
Co	Three-state output capacitance			20	20	pF	
C <sub>PD</sub>	Power dissipation capacitance <sup>(1) (2)</sup>		5	40		pF	
HCT Type:	5						
	Duran antique de la contracta	HCT365	4.5	25	38		
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay, data to outputs	HCT366	4.5	27	41	ns	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay, output enable and disable to outputs		4.5	35	53	ns	
t <sub>TLH</sub> , t <sub>THL</sub>	Output transition time		4.5	12	18	ns	
C <sub>I</sub>	Input capacitance			10	10	pF	
Co	Three-state output capacitance			20	20	pF	
C <sub>PD</sub>	Power dissipation capacitance <sup>(1)</sup> (2)		5	42		pF	

<sup>(1)</sup>  $C_{PD}$  is used to determine the dynamic power consumption, per inverter. (2)  $P_D = V_{CC}^2 \times f_i (C_{PD} + C_L)$ , where  $f_i$  = input frequency,  $C_L$  = output load capacitance,  $V_{CC}$  = supply voltage.




### **6 Parameter Measurement Information**

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_t < 6 \text{ ns}$ .

For clock inputs,  $f_{max}$  is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1) C<sub>L</sub> includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for 3-State Outputs






Figure 6-2. Voltage Waveforms, Standard CMOS Inputs Setup Propagation Delays



- (1)  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- (2)  $t_{\text{PZL}}$  and  $t_{\text{PZH}}$  are the same as  $t_{\text{en}}$ .

Figure 6-3. Voltage Waveforms, Standard CMOS Inputs Propagation Delays



(1) The greater between t<sub>r</sub> and t<sub>f</sub> is the same as t<sub>t</sub>.

Figure 6-4. Voltage Waveforms, Input and Output Transition Times for Standard CMOS Input Devices







Figure 6-5. Voltage Waveforms, TTL-Compatible
CMOS Inputs Propagation Delays



- (1)  $t_{\text{PLZ}}$  and  $t_{\text{PHZ}}$  are the same as  $t_{\text{dis}}.$
- (2)  $t_{\mbox{\scriptsize PZL}}$  and  $t_{\mbox{\scriptsize PZH}}$  are the same as  $t_{\mbox{\scriptsize en}}.$

Figure 6-6. Voltage Waveforms, TTL-Compatible CMOS Inputs Propagation Delays



## 7 Detailed Description


## 7.1 Overview

The CD74HC365-Q1, CD74HC366-Q1, and CD74HCT365-Q1 silicon gate CMOS three state buffers are general purpose high-speed non-inverting and inverting buffers. They have high drive current outputs which enable high speed operation even when driving large bus capacitances. These circuits possess the low power dissipation of CMOS circuitry, yet have speeds comparable to low power Schottky TTL circuits. Both circuits are capable of driving up to 15 low power Schottky inputs.

The CD74HC365-Q1 and CD74HCT365-Q1 are non-inverting buffers, whereas the CD74HC366-Q1 is an inverting buffer. These devices have two three-state control inputs ( $\overline{OE1}$  and  $\overline{OE2}$ ) which are NORed together to control all six gates.

The 'HCT365-Q1 logic families are speed, function and pin compatible with the standard LS logic family.

## 7.2 Functional Block Diagram



NOTE: Inverter not included in CD74HC365-Q1, CD74HCT365-Q1



### 7.3 Device Functional Modes

**Table 7-1. Function Table** 

	INPUTS <sup>(1)</sup>		OUTPUTS (Y)(2)			
OE1	OE2	A	HC/HCT365	HC366		
L	L	L	L	Н		
L	L	Н	Н	L		
X	Н	X	Z	Z		
Н	Х	Х	Z	Z		

 <sup>(1)</sup> H = High Voltage Level, L = Low Voltage Level, X = Don't Care
 (2) H = Driving High, L = Driving Low, Z = High Impedance State



## 8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

## 9 Layout

### 9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.



## 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

## 10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 10.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

23-May-2025

www.ti.com

#### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
CD74HC366QDRQ1	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC366Q
CD74HC366QDRQ1.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC366Q

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD74HC366-Q1:

Catalog: CD74HC366

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

Military : CD54HC366

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 13-May-2025

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC366QDRQ1	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

www.ti.com 13-May-2025



## \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	CD74HC366QDRQ1	SOIC	D	16	2500	353.0	353.0	32.0

# D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated