SCHS330 – FEBRUARY 2003

 Inputs Are TTL-Voltage Compatible Speed of Bipolar F, AS, and S, With 	E PACKAGE (TOP VIEW)
Significantly Reduced Power Consumption	
 Designed Specifically for High-Speed 	B 2 15 YO
Memory Decoders and Data-Transmission	_ C [] 3 14 [] Y1
Systems	$\overline{G}2A$ $\begin{bmatrix} 4 & 13 \end{bmatrix}$ Y2
 Incorporates Three Enable Inputs to Simplify Cooperating and/or Data Recention 	G2B 5 12 Y3
Simplify Cascading and/or Data Reception	G1 U6 11 U Y4
 Balanced Propagation Delays 	Y7 🛛 7 10 🗍 Y5
 ±24-mA Output Drive Current Fanout to 15 F Devices 	GND [8 9] Y6
 SCR-Latchup-Resistant CMOS Process and Circuit Design 	

• Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015

description/ordering information

The CD74ACT238 decoder/demultiplexer is designed for high-performance memory-decoding and data-routing applications that require very short propagation-delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The conditions at the binary-select inputs and the three enable inputs select one of eight output lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters, and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications (see Application Information).

ORDERING INFORMATION

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	PDIP – E	Tube	CD74ACT238E	CD74ACT238E

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2003, Texas Instruments Incorporated

SCHS330-FEBRUARY 2003

					F	UNCTIO	N TABL	E					
ENA	ENABLE INPUTS SELECT INPUTS			UTS	OUTPUTS								
G1	G2A	G2B	С	В	Α	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
Х	Н	Х	Х	Х	Х	L	L	L	L	L	L	L	L
х	Х	н	Х	Х	Х	L	L	L	L	L	L	L	L
L	Х	Х	Х	Х	Х	L	L	L	L	L	L	L	L
н	L	L	L	L	L	н	L	L	L	L	L	L	L
н	L	L	L	L	Н	L	Н	L	L	L	L	L	L
н	L	L	L	Н	L	L	L	Н	L	L	L	L	L
н	L	L	L	Н	Н	L	L	L	Н	L	L	L	L
н	L	L	н	L	L	L	L	L	L	Н	L	L	L
н	L	L	н	L	Н	L	L	L	L	L	Н	L	L
н	L	L	н	Н	L	L	L	L	L	L	L	Н	L
Н	L	L	Н	Н	Н	L	L	L	L	L	L	L	Н

logic diagram (positive logic)





SCHS330 -FEBRUARY 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 6 V
Input clamp current, I_{IK} ($V_I < 0$ V or $V_I > V_{CC}$) (see Note 1)	
Output clamp current, I_{OK} (V _O < 0 V or V _O > V _{CC}) (see Note 1)	
Continuous output current, $I_O (V_O > 0 V \text{ or } V_O < V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±200 mA
Package thermal impedance, θ_{JA} (see Note 2)	
Storage temperature range, T _{stg}	–65°C to 150°C

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

		T _A = 2	25°C	–55°C to 125°C				UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		2		V
VIL	Low-level input voltage		0.8		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	0	VCC	V
Vo	Output voltage	0	VCC	0	VCC	0	VCC	V
ЮН	High-level output current		-24		-24		-24	mA
IOL	Low-level output current		24		24		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10		10	ns/V

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCHS330-FEBRUARY 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CON	Vcc	T _A = 25°C		–55°C to 125°C		–40°C to 85°C		UNIT		
				MIN	MAX	MIN	MAX	MIN	MAX		
		I _{OH} = -50 μA	4.5 V	4.4		4.4		4.4			
Maria		I _{OH} = -24 mA	4.5 V	3.94		3.7		3.8		v	
VOH	$V_{I} = V_{IH} \text{ or } V_{IL}$	I _{OH} = -50 mA [†]	5.5 V			3.85				v	
		I _{OH} = -75 mA [†]	5.5 V					3.85			
	VI = VIH or VIL	I _{OL} = 50 μA	4.5 V		0.1		0.1		0.1		
		I _{OL} = 24 mA	4.5 V		0.36		0.5		0.44		
VOL		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V				1.65				
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V						1.65		
Ц	$V_I = V_{CC} \text{ or } GND$	-	5.5 V		±0.1		±1		±1	μA	
ICC	$V_{I} = V_{CC} \text{ or } GND,$	IO = 0	5.5 V		8		160		80	μA	
ΔI_{CC}^{\ddagger}	V _I = V _{CC} - 2.1 V		4.5 V to 5.5 V		2.4		3		2.8	mA	
Ci					10		10		10	pF	

[†] Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50- Ω transmission-line drive capability at 85°C and 75- Ω transmission-line drive capability at 125°C.

[‡]Additional quiescent supply current per input pin, TTL inputs high, 1 unit load

ACT INPUT LOAD TABLE

INPUT	UNIT LOAD
A, B, or C	0.83
$\overline{G}2A$ or $\overline{G}2B$	1
G1	0.42

Unit Load is ΔI_{CC} limit specified in electrical characteristics table (e.g., 2.4 mA at 25°C).

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V, C_L = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	ТО (ОИТРИТ)	–55° 125		–40° 85°	UNIT	
	(111 01)	(001101)	MIN	MAX	MIN	MAX	
^t PLH	A, B, C	Any Y	3.9	15.6	4	14.2	ns
^t PHL	А, В, С		3.9	15.6	4	14.2	115
^t PLH	01	Any Y	3.4	13.6	3.5	12.4	ns
^t PHL	G1		3.4	13.6	3.5	12.4	115
^t PLH	<u> </u>	Any Y	3.6	14.2	3.7	12.9	ns
^t PHL	G2A, G2B		3.6	14.2	3.7	12.9	115

operating characteristics, V_CC = 5 V, T_A = 25°C

	PARAMETER	ТҮР	UNIT
C _{pd}	Power dissipation capacitance	110	pF




SCHS330 -FEBRUARY 2003



PARAMETER MEASUREMENT INFORMATION


- D. For clock inputs, f_{max} is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. tPLH and tPHL are the same as tpd.
- G. t_{PZL} and t_{PZH} are the same as t_{en} .
- H. tpLz and tpHz are the same as tdis.
- I. All parameters and waveforms are not applicable to all devices.





SCHS330-FEBRUARY 2003









SCHS330-FEBRUARY 2003




Figure 3. 32-Bit Decoding Scheme





PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
CD74ACT238E	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74ACT238E
CD74ACT238E.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74ACT238E

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS INSTRUMENTS

www.ti.com

23-May-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74ACT238E	N	PDIP	16	25	506	13.97	11230	4.32
CD74ACT238E	N	PDIP	16	25	506	13.97	11230	4.32
CD74ACT238E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74ACT238E.A	N	PDIP	16	25	506	13.97	11230	4.32

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated