

CD74ACT157 Quadruple 2-Line to 1-Line Data Selector/Multiplexer

1 Features

- Inputs are TTL-voltage compatible
- Speed of bipolar F, AS, and S, with significantly reduced power consumption
- Balanced propagation delays
- ±24mA output drive current
 - Fanout to 15F devices
- SCR-latchup-resistant CMOS process and circuit
- Exceeds 2kV ESD protection per MIL-STD-883, method 3015

2 Applications

- Data selection
- Multiplexing

3 Description

This quadruple 2-line to 1-line multiplexer is designed for 4.5V to 5.5V V_{CC} operation.

Package Information

PART NUMBER	PART NUMBER PACKAGE ⁽¹⁾		BODY SIZE(3)	
	D (SOIC, 16)	9.90mm × 6mm	9.90mm × 3.90mm	
CD74ACT157	N (PDIP, 16) 19.31mm × 9.4mm		19.31mm × 6.35mm	
CD74ACT 157	PW (TSSOP, 16)	5.00mm × 6.4mm	5.00mm × 4.40mm	
	BQB (WQFN, 16)	3.5mm × 2.5mm	3.5mm × 2.5mm	

- For more information, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.







Table of Contents

1 Features	1	7.4 Device Functional Modes	10
2 Applications	1	8 Application and Implementation	11
3 Description	1	8.1 Application Information	11
4 Pin Configuration and Functions	3	8.2 Typical Application	11
5 Specifications	4	8.3 Power Supply Recommendations	14
5.1 Absolute Maximum Ratings		8.4 Layout	14
5.2 ESD Ratings		9 Device and Documentation Support	16
5.3 Recommended Operating Conditions	4	9.1 Documentation Support	16
5.4 Thermal Information	4	9.2 Receiving Notification of Documentation Update	s16
5.5 Electrical Characteristics	<mark>5</mark>	9.3 Support Resources	16
5.6 Switching Characteristics	<mark>5</mark>	9.4 Trademarks	
5.7 Operating Characteristics	<u>5</u>	9.5 Electrostatic Discharge Caution	16
6 Parameter Measurement Information		9.6 Glossary	16
7 Detailed Description	8	10 Revision History	
7.1 Overview	8	11 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram	8	Information	17
7.3 Feature Description			



4 Pin Configuration and Functions






Figure 4-1. CD74ACT157 BQB Package (Top View)

Figure 4-2. CD74ACT157 D , N , PW Package (Top View)

Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION		
NAME	NO.	ITPE\"	DESCRIPTION		
Ā/B	1	Į	Address select		
1A	2	I	Channel 1, data input A		
1B	3	I	Channel 1, data input B		
1Y	4	I	Channel 1, data output		
2A	5	0	Channel 2, data input A		
2B	6	0	Channel 2, data input B		
2Y	7	I	Channel 2, data output		
GND	8	G	Ground		
3Y	9	I	Channel 3, data output		
3B	10	I	Channel 3, data input B		
3A	11	I	Channel 3, data input A		
4Y	12	I	Channel 4, data output		
4B	13	I	Channel 4, data input B		
4A	14	I	Channel 4, data input A		
G	15	I	Output strobe, active low		
V _{CC}	16	Р	Positive supply		
		_	The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply.		

- (1) Signal Types: I = Input, O = Output, G = Ground, P = Power.
- (2) BQB package only.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range	Supply voltage range		6	V
I _{IK} (2)	Input clamp current	$(V_I < 0 \text{ V or } V_I > V_{CC})$		±20	mA
I _{OK} (2)	Output clamp current	$(V_O < 0 \text{ V or } V_O > V_{CC})$		±50	mA
Io	Continuous output current	$(V_O > 0 \text{ V or } V_O < V_{CC})$		±50	mA
	Continuous current through V _{CC} or GND			±100	mA
T _{stg}	Storage temperature range		- 65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V

⁽¹⁾ JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		T _A = 2	5°C	-55°C to	125°C	-40°C to	85°C	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
V _{CC}	Supply voltage	4.5	5.5	4.5	5.5	4.5	5.5	V
V _{IH}	High-level input voltage	2		2		2		V
V _{IL}	Low-level input voltage		0.8		0.8		0.8	V
VI	Input voltage	0	V _{CC}	0	V _{CC}	0	V _{CC}	V
Vo	Output voltage	0	V _{CC}	0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current		-24		-24		-24	mA
I _{OL}	Low-level output current		24		24		24	mA
Δt/Δν	Input transition rise or fall rate		10		10		10	ns/V

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

5.4 Thermal Information

THERMAL METRIC(1)						
		D (SOIC)	N (PDIP)	PW (TSSOP)	BQB (WQFN)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	119.9	67	145.7	98.6	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application note.

Product Folder Links: CD74ACT157

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CO.	TEST CONDITIONS		T _A = 25	5 °C	-55°C to	125°C	-40°C to	85°C	UNIT
PARAMETER	IESI CO	NDITIONS	V _{cc}	MIN	MAX	MIN	MAX	MIN	MAX	UNII
		I _{OH} = -50 μA	4.5 V	4.4		4.4		4.4		
\ <u>\</u>	$V_{I} = V_{IH}$ or V_{IL}	I _{OH} = -24 mA	4.5 V	3.94		3.7		3.8		V
V _{OH}	VI - VIH OI VIL	$I_{OH} = -50 \text{ mA}^{(1)}$	5.5 V			3.85				V
		$I_{OH} = -75 \text{ mA}^{(1)}$	5.5 V					3.85		
	, , , ,	I _{OL} = 50 μA	4.5 V		0.1		0.1		0.1	
.,		I _{OL} = 24 mA	4.5 V		0.36		0.5		0.44	V
V _{OL}	$V_I = V_{IH}$ or V_{IL}	I _{OL} = 50 mA ⁽¹⁾	5.5 V				1.65			V
		I _{OL} = 75 mA ⁽¹⁾	5.5 V						1.65	
I _I	V _I = V _{CC} or GND		5.5 V		±0.1		±1		±1	μA
I _{cc}	$V_I = V_{CC}$ or GND,	I _O = 0	5.5 V		8		160		80	μA
ΔI _{CC} (2)	V _I = V _{CC} - 2.1 V	•	4.5 V to 5.5 V		2.4		3		2.8	mA
Ci					10		10		10	pF

⁽¹⁾ Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.

Table 5-1. Act Input Loading Table

INPUT	UNIT LOAD
A or B	0.37
G	0.83
Ā/B	1.33

5.6 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V, C_L = 50 pF (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	-55°C to	125°C	-40°C to 8	5°C	UNIT
PARAMETER	PROM (INPUT)	10 (001201)	MIN	MAX	MIN	MAX	UNII
t _{PLH}	A or B	Any Y	2.4	9.5	2.5	8.6	ns
t _{PHL}	AOIB	Ally I	2.4	9.5	2.5	8.6	115
t _{PLH}	Ā/B	Any V	3.6	14.5	3.8	13.2	ns
t _{PHL}	A/D	Any Y	3.6	14.5	3.8	13.2	
t _{PLH}	G	Any V	3.4	13.5	3.6	12.3	no
t _{PHL}	G	Any Y	3.4	13.5	3.6	12.3	ns

5.7 Operating Characteristics

 V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TYP	UNIT
C_{pd}	Power dissipation capacitance	156	pF


Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

⁽²⁾ Additional quiescent supply current per input pin, TTL inputs high, 1 unit load



6 Parameter Measurement Information



- C_L includes probe and test-fixture capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r = 3 ns, t_f = 3 ns. Phase relationships between waveforms are arbitrary.
- D. For clock inputs, f_{max} is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. t_{PLH} and t_{PHL} are the same as t_{pd}.
- G. t_{PZL} and t_{PZH} are the same as t_{en} .
- H. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- I. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	2 × V _{CC}
t _{PHZ} /t _{PZH}	GND



7 Detailed Description

7.1 Overview

The CD74ACT157 is a high speed silicon gate CMOS multiplexer an excellent choice for multiplexing and data routing applications. It contains four 2:1 multiplexers.

The CD74ACT157 operates asynchronously, with each Y output being equal to the input selected by the address input (\overline{A}/B) . All four channels are controlled by the same address input.

The strobe (\overline{G}) input forces all Y outputs low, regardless of the state of other inputs.

7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic) for CD74ACT157

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important to limit the output power of the device to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs must be left disconnected.

7.3.2 TTL-Compatible CMOS Inputs

This device includes TTL-compatible CMOS inputs. These inputs are specifically designed to interface with TTL logic devices by having a reduced input voltage threshold.

TTL-compatible CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law $(R = V \div I)$.

TTL-compatible CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in the *Implications of Slow or Floating CMOS Inputs* application report.

Do not leave TTL-compatible CMOS inputs floating at any time during operation. Unused inputs must be terminated at V_{CC} or GND. If a system will not be actively driving an input at all times, a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; however, a $10k\Omega$ resistor is recommended and typically will meet all requirements.

7.3.3 Clamp Diode Structure

As shown in Figure 7-2, the inputs and outputs to this device have both positive and negative clamping diodes.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 7-2. Electrical Placement of Clamping Diodes for Each Input and Output

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



7.4 Device Functional Modes

Function Table lists the functional modes of the CD74ACT157.

Table 7-1. Function Table

	OUTPUT			
G	SELECT	DA	OUIFUI	
	Ā/B	Α	В	Y
Н	Х	Х	Х	L
L	L	L	Χ	L
L	L	Н	Χ	Н
L	Н	Х	L	L
L	Н	Х	Н	Н

(1) H = High Voltage Level, L = Low Voltage Level, X = Do not Care



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The CD74ACT157 is a quadruple 2-to-1 data selector/multiplexer. The following application shows an example of using the device with all required connections to switch a 4-bit data bus between two source devices.

8.2 Typical Application




Figure 8-1. Typical Application Block Diagram



8.2.1 Design Requirements

8.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics of the device as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the CD74ACT157 plus the maximum static supply current, I_{CC} , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Ensure the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings* is not exceeded.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the CD74ACT157 plus the maximum supply current, I_{CC}, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Ensure the maximum total current through GND listed in the *Absolute Maximum Ratings* is not exceeded.

The CD74ACT157 can drive a load with a total capacitance less than or equal to 50pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50pF.

The CD74ACT157 can drive a load with total resistance described by $R_L \ge V_O / I_O$, with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in the CMOS Power Consumption and Cpd Calculation application note.

Thermal increase can be calculated using the information provided in the *Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices* application note.

CAUTION

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

8.2.1.2 Input Considerations

Input signals must cross $V_{IL(max)}$ to be considered a logic LOW, and $V_{IH(min)}$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the CD74ACT157 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A $10k\Omega$ resistor value is often used due to these factors.

The CD74ACT157 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the Feature Description section for additional information regarding the inputs for this device.

8.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to the Feature Description section for additional information regarding the outputs for this device.

8.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout* section.
- Verify that the capacitive load at the output is ≤ 50pF. This is not a hard limit; by design, however, it will
 optimize performance. This can be accomplished by providing short, appropriately sized traces from the
 CD74ACT157 to one or more of the receiving devices.
- 3. Verify that the resistive load at the output is larger than $(V_{CC} / I_{O(max)})\Omega$. Doing this prevents the maximum output current from the *Absolute Maximum Ratings* from being violated. Most CMOS inputs have a resistive load measured in M Ω ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the *CMOS Power Consumption and Cpd Calculation* application note.

8.2.3 Application Curve




Figure 8-2. Application Timing Diagram



8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in the Recommended Operating Conditions.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For the CD74ACT157, a 0.1µF bypass capacitor is recommended. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of 0.1µF and 1µF are commonly used in parallel.

8.4 Layout

8.4.1 Layout Guidelines

- · Bypass capacitor placement
 - Place near the positive supply terminal of the device
 - Provide an electrically short ground return path
 - Use wide traces to minimize impedance
 - Keep the device, capacitors, and traces on the same side of the board whenever possible
- Signal trace geometry
 - 8mil to 12mil trace width
 - Lengths less than 12cm to minimize transmission line effects
 - Avoid 90° corners for signal traces
 - Use an unbroken ground plane below signal traces
 - Flood fill areas around signal traces with ground
 - Parallel traces must be separated by at least 3x dielectric thickness
 - For traces longer than 12cm
 - · Use impedance controlled traces
 - · Source-terminate using a series damping resistor near the output
 - · Avoid branches; buffer each signal that must branch separately

8.4.2 Layout Example




Figure 8-3. Example Trace Corners for Improved Signal Integrity

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated






Figure 8-4. Example Bypass Capacitor Placement for TSSOP and Similar Packages




Figure 8-5. Example Bypass Capacitor Placement for WQFN and Similar Packages




Figure 8-6. Example Bypass Capacitor Placement for SOT, SC70 and Similar Packages




Figure 8-7. Example Damping Resistor Placement for Improved Signal Integrity



9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application note
- · Texas Instruments, Designing With Logic application note
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application note

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (June 2003) to Revision C (August 2024)

Page

 Added Package Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Device Functional Modes, Application and Implementation section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section

Product Folder Links: CD74ACT157



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com

9-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/			Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CD74ACT157BQBR	Active	Production	WQFN (BQB) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AD157
CD74ACT157E	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74ACT157E
CD74ACT157E.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74ACT157E
CD74ACT157M	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	ACT157M
CD74ACT157M96	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT157M
CD74ACT157M96.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT157M
CD74ACT157PW	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-55 to 125	HM157
CD74ACT157PWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HM157
CD74ACT157PWR.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HM157

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No. RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 9-Jul-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74ACT157BQBR	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1
CD74ACT157M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74ACT157M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74ACT157PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 24-Jul-2025




*All dimensions are nominal

7 till dillitorioriorio di o riorimilar							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74ACT157BQBR	WQFN	BQB	16	3000	210.0	185.0	35.0
CD74ACT157M96	SOIC	D	16	2500	353.0	353.0	32.0
CD74ACT157M96	SOIC	D	16	2500	353.0	353.0	32.0
CD74ACT157PWR	TSSOP	PW	16	2000	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74ACT157E	N	PDIP	16	25	506	13.97	11230	4.32
CD74ACT157E	N	PDIP	16	25	506	13.97	11230	4.32
CD74ACT157E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74ACT157E.A	N	PDIP	16	25	506	13.97	11230	4.32



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



2.5 x 3.5, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

PLASTIC QUAD FLAT PACK-NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated