

CDx4ACT05 Hex Inverters With Open-Drain Outputs

1 Features

- Inputs are TTL-voltage compatible •
- Speed of bipolar F, AS, and S, with significantly ٠ reduced power consumption
- Fanout to 15 F devices
- SCR-latchup-resistant CMOS process and circuit design
- Exceeds 2kV ESD protection per MIL-STD-883, ٠ method 3015

2 Description

The 'ACT05 devices independent contain six inverters.

Device Information

| PART NUMBER | PACKAGE ⁽¹⁾ | PACKAGE SIZE ⁽²⁾ | BODY SIZE ⁽³⁾ |
|-------------|------------------------|-----------------------------|--------------------------|
| CD54ACT05 | J (CDIP, 14) | 19.55mm x 7.9mm | 19.55 mm x 6.7mm |
| | BQA (WQFN, 14) | 3mm × 2.5mm | 3mm × 2.5mm |
| CD74ACT05 | D (SOIC, 14) | 8.65mm × 6mm | 8.65mm × 3.9mm |
| CD74ACT05 | N (PDIP, 14) | 19.3mm × 9.4mm | 19.3mm × 6.35mm |
| | PW (TSSOP, 14) | 5mm × 6.4mm | 5mm × 4.4mm |

For more information, see Section 10. (1)

The package size (length × width) is a nominal value and (2) includes pins, where applicable.

The body size (length × width) is a nominal value and does (3) not include pins.







Table of Contents


| 1 Features 2 Description | |
|--------------------------------------|---|
| 3 Pin Configuration and Functions | |
| 4 Specifications | 4 |
| 4.1 Absolute Maximum Ratings | |
| 4.2 ESD Ratings | |
| 4.3 Recommended Operating Conditions | |
| 4.4 Thermal Information | 4 |
| 4.5 Electrical Characteristics | 5 |
| 4.6 Switching Characteristics | 5 |
| 4.7 Operating Characteristics | |
| 5 Parameter Measurement Information | |
| 6 Detailed Description | 7 |
| 6.1 Overview | |
| 6.2 Functional Block Diagram | 7 |

| | 6.3 Device Functional Modes | 7 |
|---|---|------|
| 7 | Application and Implementation | 8 |
| | 7.1 Power Supply Recommendations | 8 |
| | 7.2 Layout | 8 |
| 8 | Device and Documentation Support | 9 |
| | 8.1 Documentation Support (Analog) | 9 |
| | 8.2 Receiving Notification of Documentation Updates | |
| | 8.3 Support Resources | |
| | 8.4 Trademarks | |
| | 8.5 Electrostatic Discharge Caution | 9 |
| | 8.6 Glossary | |
| 9 | Revision History | |
| | 0 Mechanical, Packaging, and Orderable | |
| - | Information | . 10 |



3 Pin Configuration and Functions

| 1A 🗔 | 1 | 14 | |
|--------|---|----|-------|
| 1Y 🗖 | 2 | 13 | 🖵 6A |
| 2A 🗖 | 3 | 12 | □ 6Y |
| 2Y 🗖 | 4 | 11 | 🖵 5A |
| 3A 🖂 | 5 | 10 | |
| 3Y 🗖 | 6 | 9 | 4A |
| GND□□□ | 7 | 8 | ── 4Y |
| | | | |






Figure 3-2. CD/4AC105 BQA Package, 14-Pir WQFN

| PIN | | | | | |
|-----------------|---------------|-----------|--------------------|--|--|
| NAME | CD74ACT05 | CD54ACT05 | I/O ⁽¹⁾ | DESCRIPTION | |
| NAME | BQA, D, N, PW | J | | | |
| 1A | 1 | 1 | I | 1A Input | |
| 1Y | 2 | 2 | 0 | 1Y Output | |
| 2A | 3 | 3 | I | 2A Input | |
| 2Y | 4 | 4 | 0 | 2Y Output | |
| 3A | 5 | 5 | I | 3A Input | |
| 3Y | 6 | 6 | 0 | 3Y Output | |
| GND | 7 | 7 | | Ground Pin | |
| 4Y | 8 | 8 | 0 | 4Y Output | |
| 4A | 9 | 9 | I | 4A Input | |
| 5Y | 10 | 10 | I | 5Y Output | |
| 5A | 11 | 11 | I | 5A Input | |
| 6Y | 12 | 12 | 0 | 6Y Output | |
| 6A | 13 | 13 | I | 6A Input | |
| V _{CC} | 14 | 14 | | Power Pin | |
| NC | _ | _ | | No Connection | |
| Thermal pa | d | | | Connect the GND pin to the exposed thermal pad for correct operation. Connect the thermal pad to any internal PCB ground plane using multiple vias for good thermal performance. | |

Table 3-1. Pin Functions

(1) I = input, O = output, P = power, FB = feedback, GND = ground, N/A = not applicable

4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|------------------|-------------------------------------|--|------|-----|------|
| V _{CC} | Supply voltage range | | -0.5 | 6 | V |
| I _{IK} | Input clamp current ⁽²⁾ | $V_{I} < 0 \text{ or } V_{I} > V_{CC}$ | | ±20 | mA |
| I _{OK} | Output clamp current ⁽²⁾ | V _O < 0 | | -50 | mA |
| Io | Continuous current | | | ±50 | mA |
| T _{stg} | Storage temperature range | | -65 | 150 | °C |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative voltage ratings may be exceeded if the input and output current ratings are observed.

4.2 ESD Ratings

| | | | VALUE | UNIT | |
|--------------------|-------------------------|---|-------|------|--|
| V _(ESD) | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 | V | |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

4.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | T _A = 2 | T _A = 25°C | | –40°C TO 85°C | | –55°C TO 125°C | |
|-----------------|------------------------------------|--------------------|-----------------------|-----|------------------|-----|-------------------|------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | |
| V _{CC} | Supply voltage | 4.5 | 5.5 | 4.5 | 5.5 | 4.5 | 5.5 | V |
| VIH | High-level input voltage | 2 | | 2 | | 2 | | V |
| VIL | Low-level input voltage | | 0.8 | | 0.8 | | 0.8 | V |
| VI | Input voltage | 0 | V _{CC} | 0 | V _{CC} | 0 | V _{CC} | V |
| Vo | Output voltage | 0 | 5.5 | 0 | 5.5 | 0 | 5.5 | V |
| I _{OL} | Low-level output current | | 24 | | 24 | | 24 | mA |
| Δt/Δv | Input transition rise or fall rate | | 10 | | 10 | | 10 | ns/V |

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

4.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | | CD74ACT05 | | | | | |
|-------------------------------|--|---------------|-------------|-------------|---------------|------|--|--|
| | | BQA (WQFN) | D (SOIC) | N (PDIP) | PW (TSSOP) | UNIT | | |
| | | | 14 | PINS | | | | |
| R _{θJA} | Junction-to-ambient thermal resistance | 85.4 | 89.9 | 80 | 132.2 | °C/W | | |

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.



4.5 Electrical Characteristics

| PARAMETER | TEST CONDITIONS | | V _{cc} | T _A = 25°C | | $T_A = 25^{\circ}C$ | | | | –55°C TO 125°C | | UNIT |
|------------------|-------------------------------------|--|-----------------|-----------------------|---|---------------------|------|-----|------|-------------------|--|------|
| | | | | MIN MA | x | MIN | MAX | MIN | MAX | | | |
| | | I _{OL} = 50 mA | 4.5 V | 0. | 1 | | 0.1 | | 0.1 | V | | |
| V | $V_{I} = V_{IH} \text{ or } V_{IL}$ | I _{OL} = 24 mA | 4.5 V | 0.3 | 6 | | 0.44 | | 0.5 | | | |
| V _{OL} | | I _{OL} = 50 mA ⁽¹⁾ | 5.5 V | | | | | | 1.65 | | | |
| | | I _{OL} = 75 mA ⁽¹⁾ | 5.5 V | | | | 1.65 | | | | | |
| I _I | $V_{I} = V_{CC}$ or GND | | 5.5 V | ±0. | 1 | | ±1 | | ±1 | μA | | |
| I _{CC} | $V_{I} = V_{CC}$ or GND, | I _O = 0 | 5.5 V | | 4 | | 40 | | 80 | μA | | |
| ΔI _{CC} | $V_{I} = V_{CC} - 2.1 V$ | | 4.5 V to 5.5 V | 2. | 4 | | 2.8 | | 3 | mA | | |
| Ci | | | | 1 | 0 | | 10 | | 10 | pF | | |

over recommended operating free-air temperature range (unless otherwise noted)

Table 4-1. ACT INPUT

LOAD TABLE ⁽¹⁾

| Input | Unit Load | | | | |
|-------|-----------|--|--|--|--|
| А | 0.18 | | | | |

 Unit load is ∆I_{CC} limit specified in electrical characteristics table (e.g., 2.4 mA at 25°C).

4.6 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V, C_L = 50 pF (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | –40°C 85°C | - | –55°C 125° | UNIT | |
|------------------|-----------------|----------------|---------------|-----|---------------|------|----|
| | (INFOT) | | MIN | MAX | MIN | MAX | |
| t _{PZL} | A or B | V | 2.4 | 8.5 | 2.3 | 9.3 | 20 |
| t _{PLZ} | | T | 2.8 | 9.8 | 2.7 | 10.8 | ns |


4.7 Operating Characteristics

 $V_{CC} = 5 V, T_A = 25^{\circ}C$

| | PARAMETER | | | |
|----------|-------------------------------|-----|----|--|
| C_{pd} | Power dissipation capacitance | 105 | pF | |



5 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r \leq 3 ns, t_f \leq 3 ns.
- C. The outputs are measured one at a time, with one input transition per measurement.

Figure 5-1. Load Circuit and Voltage Waveforms



6 Detailed Description

6.1 Overview

These devices perform the Boolean function $Y = \overline{A}$. The open-drain outputs require pullup resistors to perform correctly, and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions.

6.2 Functional Block Diagram



6.3 Device Functional Modes

| Function Table (Each Inverter) | | | | | | |
|-----------------------------------|-------------|--|--|--|--|--|
| INPUT A | OUTPUT Y | | | | | |
| Н | L | | | | | |
| L | Z | | | | | |



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Section 4.3.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended; if there are multiple V_{CC} pins, then 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and a 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

7.2 Layout

7.2.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Layout Example specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the IOs, so they cannot float when disabled.

7.2.2 Layout Example




Figure 7-1. Example Layout for the CD74ACT05



8 Device and Documentation Support

8.1 Documentation Support (Analog)

8.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY | |
|-----------|----------------|--------------|------------------------|---------------------|------------------------|--|
| CD54ACT05 | Click here | Click here | Click here | Click here | Click here | |
| CD74ACT05 | Click here | Click here | Click here | Click here | Click here | |

Table 8-1. Related Links

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Revision D (August 2024) to Revision E (November 2024) | Page |
|--|-----------|
| · Added BQA and PW packages to Device Information table, Pin Configuration and Functions sec | tion, and |
| Thermal Information table | 1 |

| Changes from Revision C (January 2007) to Revision D (August 2024) | | | | | |
|---|--------|--|--|--|--|
| Added Device Information table. Pin Europtions table ESD Patings table. Thermal Information table | Dovico | | | | |

| • | Added Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Device |
|---|---|
| | Functional Modes, Application and Implementation section, Device and Documentation Support section, and |
| | Mechanical, Packaging, and Orderable Information section |
| • | Updated RθJA values: D = 86 to 89.9, all values in °C/W4 |



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|---------------|-------------------|-----------------|-----------------------|--------------------|-------------------------------|----------------------------|--------------|-------------------------------------|
| | | | | | | (4) | (5) | | |
| 5962-9068601QCA | Active | Production | CDIP (J) 14 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9068601QC A CD54ACT05F3A |
| CD54ACT05F3A | Active | Production | CDIP (J) 14 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9068601QC A CD54ACT05F3A |
| CD54ACT05F3A.A | Active | Production | CDIP (J) 14 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9068601QC A CD54ACT05F3A |
| CD74ACT05BQAR | Active | Production | WQFN (BQA) 14 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | AD05 |
| CD74ACT05BQAR.A | Active | Production | WQFN (BQA) 14 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | AD05 |
| CD74ACT05E | Active | Production | PDIP (N) 14 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | -55 to 125 | CD74ACT05E |
| CD74ACT05E.A | Active | Production | PDIP (N) 14 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | -55 to 125 | CD74ACT05E |
| CD74ACT05EE4 | Active | Production | PDIP (N) 14 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | -55 to 125 | CD74ACT05E |
| CD74ACT05M | Obsolete | Production | SOIC (D) 14 | - | - | Call TI | Call TI | -55 to 125 | ACT05M |
| CD74ACT05M96 | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU NIPDAU | Level-1-260C-UNLIM | -55 to 125 | ACT05M |
| CD74ACT05M96.A | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | ACT05M |
| CD74ACT05M96G4.A | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | ACT05M |
| CD74ACT05PWR | Active | Production | TSSOP (PW) 14 | 3000 LARGE T&R | Yes | NIPDAU SN | Level-1-260C-UNLIM | -55 to 125 | AD05 |
| CD74ACT05PWR.A | Active | Production | TSSOP (PW) 14 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | AD05 |

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

PACKAGE OPTION ADDENDUM

29-May-2025

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54ACT05, CD74ACT05 :

• Catalog : CD74ACT05

• Military : CD54ACT05

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal | | | | | | | | | | | | |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| CD74ACT05BQAR | WQFN | BQA | 14 | 3000 | 180.0 | 12.4 | 2.8 | 3.3 | 1.1 | 4.0 | 12.0 | Q1 |
| CD74ACT05M96 | SOIC | D | 14 | 2500 | 330.0 | 12.4 | 3.75 | 3.75 | 1.15 | 8.0 | 12.0 | Q1 |
| CD74ACT05M96 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| CD74ACT05M96 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| CD74ACT05PWR | TSSOP | PW | 14 | 3000 | 330.0 | 12.4 | 6.85 | 5.45 | 1.6 | 8.0 | 12.0 | Q1 |
| CD74ACT05PWR | TSSOP | PW | 14 | 3000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |



www.ti.com

PACKAGE MATERIALS INFORMATION

23-May-2025



| All differisions are norminal | | | | | | | | | | | |
|-------------------------------|--------------|-----------------|------|------|-------------|------------|-------------|--|--|--|--|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) | | | | |
| CD74ACT05BQAR | WQFN | BQA | 14 | 3000 | 210.0 | 185.0 | 35.0 | | | | |
| CD74ACT05M96 | SOIC | D | 14 | 2500 | 340.5 | 336.1 | 32.0 | | | | |
| CD74ACT05M96 | SOIC | D | 14 | 2500 | 353.0 | 353.0 | 32.0 | | | | |
| CD74ACT05M96 | SOIC | D | 14 | 2500 | 356.0 | 356.0 | 35.0 | | | | |
| CD74ACT05PWR | TSSOP | PW | 14 | 3000 | 366.0 | 364.0 | 50.0 | | | | |
| CD74ACT05PWR | TSSOP | PW | 14 | 3000 | 353.0 | 353.0 | 32.0 | | | | |

TEXAS INSTRUMENTS

www.ti.com

23-May-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|--------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| CD74ACT05E | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD74ACT05E | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD74ACT05E.A | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD74ACT05E.A | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD74ACT05EE4 | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD74ACT05EE4 | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |

GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



PW0014A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0014A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0014A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



BQA 14

2.5 x 3, 0.5 mm pitch

GENERIC PACKAGE VIEW

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





BQA0014A

PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



BQA0014A

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



BQA0014A

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated