TEXAS INSTRUMENTS

Data sheet acquired from Harris Semiconductor SCHS123E

CD54HC4538, CD74HC4538, CD54HCT4538, CD74HCT4538

Precision Monostable Multivibrator


High-Speed CMOS Logic Dual Retriggerable

June 1998 - Revised October 2003

Features

- Retriggerable/Resettable Capability
- Trigger and Reset Propagation Delays Independent of $\mathsf{R}_X,\mathsf{C}_X$
- Triggering from the Leading or Trailing Edge
- Q and Q Buffered Outputs Available
- Separate Resets
- Wide Range of Output Pulse Widths
- Schmitt Trigger Input on A and B Inputs
- Retrigger Time is Independent of C_X
- Fanout (Over Temperature Range)
 - Standard Outputs 10 LSTTL Loads
 - Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range \ldots -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility, V_{IL}= 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, IJ \leq 1µA at VOL, VOH

Pinout



Description

The 'HC4538 and 'HCT4538 are dual retriggerable/resettable monostable precision multivibrators for fixed voltage timing applications. An external resistor (R_X) and an external capacitor (C_X) control the timing and the accuracy for the circuit. Adjustment of R_X and C_X provides a wide range of output pulse widths from the Q and \overline{Q} terminals. The propagation delay from trigger input-to-output transition and the propagation delay from reset input-to-output transition are independent of R_X and C_X .

Leading-edge triggering (A) and trailing edge triggering (\overline{B}) inputs are provided for triggering from either edge of the input pulse. An unused "A" input should be tied to GND and an unused \overline{B} should be tied to V_{CC}. On power up the IC is reset. Unused resets and sections must be terminated. In normal operation the circuit retriggers on the application of each new trigger pulse. To operate in the non-triggerable mode \overline{Q} is connected to \overline{B} when leading edge triggering (A) is used or Q is connected to A when trailing edge triggering (\overline{B}) is used. The period (τ) can be calculated from $\tau = (0.7)$ R_X, C_X; R_{MIN} is 5k Ω . C_{MIN} is 0pF.

TEMP. RANGE PART NUMBER (°C) PACKAGE CD54HC4538F3A -55 to 125 16 Ld CERDIP CD54HCT4538F3A -55 to 125 16 Ld CERDIP CD74HC4538E -55 to 125 16 Ld PDIP -55 to 125 16 Ld SOIC CD74HC4538M CD74HC4538MT -55 to 125 16 Ld SOIC CD74HC4538M96 -55 to 125 16 Ld SOIC CD74HC4538NSR -55 to 125 16 Ld SOP CD74HC4538PW -55 to 125 16 Ld TSSOP CD74HC4538PWR -55 to 125 16 Ld TSSOP CD74HC4538PWT -55 to 125 16 Ld TSSOP 16 Ld PDIP CD74HCT4538E -55 to 125 -55 to 125 CD74HCT4538M 16 Ld SOIC CD74HCT4538MT -55 to 125 16 Ld SOIC CD74HCT4538M96 -55 to 125 16 Ld SOIC


NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

Copyright © 2003, Texas Instruments Incorporated

Ordering Information

Functional Diagram



TRUTH TABLE

	INPUTS		OUTPUTS				
R	Α	B	Q	Q			
L	Х	Х	L	Н			
X	Н	Х	L	Н			
X	Х	L	L	Н			
н	L	\downarrow	Л	T			
н	Ť	Н	л.	T			

H = High Level, L = Low Level, \uparrow = Transition from Low to High,

R2 **R1** CL Q CL р ŢĮ D n CL сL Q CL p n | C∟ р - R1 n ᇿ

FIGURE 1. FF DETAIL




FIGURE 2. LOGIC DIAGRAM (1 MONO)

FUNCTIONAL TERMINAL CONNECTIONS

	V _{CC} TO TERMINAL NUMBER		GNI TERMINAL	D TO NUMBER	-	ULSE TO . NUMBER	OTHER CONNECTIONS	
FUNCTION	MONO ₁	MONO ₂	MONO ₁	MONO ₂	MONO ₁	MONO ₂	MONO ₁	MONO ₂
Leading-Edge Trigger/Retriggerable	3, 5	11, 13			4	12		
Leading-Edge Trigger/Non-Retriggerable	3	13			4	12	5-7	11-9
Trailing-Edge Trigger/Retriggerable	3	13	4	12	5	11		
Trailing-Edge Trigger/Non-Retriggerable	3	13			5	11	4-6	12-10

NOTES:

1. A retriggerable one-shot multivibrator has an output pulse width which is extended one full time period (T) after application of the last trigger pulse.

2. A non-triggerable one-shot multivibrator has a time period (T) referenced from the application of the first trigger pulse.

ாரி

т

FIGURE 3. INPUT PULSE TRAIN

FIGURE 4. RETRIGGERABLE MODE PULSE WIDTH (A MODE)

FIGURE 5. NON-RETRIGGERABLE MODE PULSE WIDTH (A MODE)

Absolute Maximum Ratings

DC Supply Voltage, V _{CC} 0.5V to 7V
DC Input Diode Current, I _{IK}
For V _I < -0.5V or V _I > V _{CC} + 0.5V
DC Output Diode Current, IOK
For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$
DC Output Source or Sink Current per Output Pin, IO
For $V_{O} > -0.5V$ or $V_{O} < V_{CC} + 0.5V$ ±25mA
DC V _{CC} or Ground Current, I _{CC} ±50mA

Operating Conditions

Temperature Range, T _A 55°C to 125°C Supply Voltage Range, V _{CC} (Note 3)
HC Types
HCT Types4.5V to 5.5V
DC Input or Output Voltage, V _I , V _O 0V to V _{CC}
Input Rise and Fall Times, t _r , t _f
Reset Input:
2V
4.5V 500ns (Max)
6V
Trigger Inputs A or B:
2V
4.5VUnlimited (Max)
6V
External Timing Resistor, R_X (Note 4)
External Timing Capacitor, \hat{C}_{X} (Note 4) 0 (Min)

Thermal Information

Package Thermal Impedance, θ_{JA} (see Note 5):
E (PDIP) Package
M (SOIC) Package73 ^o C/W
NS (SOP) Package 64 ^o C/W
PW (TSSOP) Package 108 ^o C/W
Maximum Junction Temperature
Maximum Storage Temperature Range65°C to 150°C
Maximum Lead Temperature (Soldering 10s)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

3. Unless otherwise specified, all voltages are referenced to ground.

- 4. The maximum allowable values of R_X and C_X are a function of leakage of capacitor C_X , the leakage of the 'HC4538, and leakage due to board layout and surface resistance. Values of R_X and C_X should be chosen so that the maximum current into pin 2 or pin 14 is 30mA. Susceptibility to externally induced noise signals may occur for $R_X > 1M\Omega$.
- 5. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

		TEST CONDITIONS		V _{CC}		25 ⁰ C			O 85°C	-55°C TO 125°C		
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES												
High Level Input	VIH	-	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input Voltage	VIL	-	-	2	-	-	0.5	-	0.5	-	0.5	V
				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output	V _{OH}	V _{IH} or V _{IL}	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
CINCS LOADS			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output	1		-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
			-5.2	6	5.48	-	-	5.34	-	5.2	-	V

DC Electrical Specifications (Continued)

		TE: CONDI		V _{CC}		25 ⁰ C		-40 ⁰ C 1	0 85°C	-55 ^о С Т	O 125 ⁰ C	
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Low Level Output	V _{OL}	V _{IH} or V _{IL}	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
CINOS LOAUS			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output			-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
			5.2	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current A, B, R	lı	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	μA
Input Leakage Current R _X C _X (Note 6)			-	6	-	-	±0.05	-	±0.5	-	±0.5	μA
Quiescent Device Current	Icc	V _{CC} or GND	0	6	-	-	8	-	80	-	160	μA
Active Device Current Q = High & Pins 2, 14 at $V_{CC}/4$	ICC	V _{CC} or GND	0	6	-	-	0.6	-	0.8	-	1	mA
HCT TYPES											-	
High Level Input Voltage	VIH	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V _{OH}	V _{IH} or V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads	•		-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lı	V _{CC} and GND	-	5.5	-		±0.1	-	±1	-	±1	μA
Input Leakage Current R _X C _X (Note 6)			-	5.5	-	-	±0.05	-	±0.5	-	±0.5	μA
Quiescent Device Current	Icc	V _{CC} or GND	0	5.5	-	-	8	-	80	-	160	μA
Active Device Current Q = High & Pins 2, 14 at $V_{CC}/4$	ICC	V _{CC} or GND	0	5.5	-	-	0.6	-	0.8	-	1	mA
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI _{CC} (Note 7)	V _{CC} -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μA

NOTES:

6. When testing I_{IL} the Q output must be high. If Q is low (device not triggered) the pull-up P device will be ON and the low resistance path from V_{DD} to the test pin will cause a current far exceeding the specification.

7. For dual-supply systems theoretical worst case (V_I = 2.4V, V_{CC} = 5.5V) specification is 1.8mA.

HCT Input Loading Table

INPUT	UNIT LOADS
All	0.5

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Table, e.g. 360µA max at 25°C.

Prerequisite for Switching Specifications

				25 ⁰ C		-40	^о С ТО 8	5°C	-55 ⁰	С ТО 12	5°C	
PARAMETER	SYMBOL	V _{CC} (V)	MIN	ТҮР	MAX	MIN	ТҮР	МАХ	MIN	ТҮР	МАХ	UNITS
HC TYPES	-			-	-			-				-
Input Pulse Widths	t _{WH} , t _{WL}											
A, B		2	80	-	-	100	-	-	120	-	-	ns
		4.5	16	-	-	20	-	-	24	-	-	ns
		6	14	-	-	17	-	-	20	-	-	ns
R	t _{WL}	2	80	-	-	100	-	-	120	-	-	ns
		4.5	16	-	-	20	-	-	24	-	-	ns
		6	14	-	-	17	-	-	20	-	-	ns
Reset Recovery Time	t _{REC}	2	5	-	-	5	-	-	5	-	-	ns
		4.5	5	-	-	5	-	-	5	-	-	ns
		6	5	-	-	5	-	-	5	-	-	ns
Retrigger Time (Figure 11)	t _{rT}	5	-	175	-	-	-	-	-	-	-	ns
HCT TYPES												
Input Pulse Widths A, \overline{B}	t _{WH} , t _{WL}	4.5	16	-	-	20	-	-	24	-	-	ns
R	t _{WL}	4.5	20	-	-	25	-	-	30	-	-	ns
Reset Recovery Time	t _{REC}	4.5	5	-	-	5	-	-	5	-	-	ns
Retrigger Time (Figure 11)	t _{r⊤}	5	-	175	-	-	-	-	-	-	-	ns

		TEST			25 ⁰ C		-40 ⁰ 85	сто °C		С ТО 5°С	
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	MIN TYP		МАХ	MIN	MAX	MIN	МАХ	
HC TYPES											
Propagation Delay	t _{PLH}	C _L = 50pF									
A, \overline{B} to Q			2	-	-	250	-	315	-	375	ns
			4.5	-	-	50	-	63	-	75	ns
		C _L = 15pF	5	-	21	-	-	-	-	-	ns
		$C_L = 50 pF$	6	-	-	43	-	54	-	64	ns
A, \overline{B} to \overline{Q}	t _{PHL}	$C_L = 50 pF$	2	-	-	250	-	315	-	375	ns
			4.5	-	-	50	-	63	-	75	ns
		C _L = 15pF	5	-	21	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	43	-	54	-	64	ns
R to Q	t _{PHL}	C _L = 50pF	2	-	-	250	-	315	-	375	ns
			4.5	-	-	50	-	63	-	75	ns
		C _L = 15pF	5	-	21	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	43	-	54	-	64	ns
\overline{R} to \overline{Q}	t _{PLH}	C _L = 50pF	2	-	-	250	-	315	-	375	ns
			4.5	-	-	50	-	63	-	75	ns
		C _L = 15pF	5	-	21	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	43	-	54	-	64	ns
Output Transition Time	t _{TLH} , t _{THL}	C _L = 50pF	2	-	-	75	-	95	-	110	ns
			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Output Pulse Width	τ	C _L = 50pF	3	0.64	-	0.78	0.612	0.812	0.605	0.819	ms
$R_X = 10k, C_X = 0.1 \mu F$			5	0.63	-	0.77	0.602	0.798	0.595	0.805	ms
Output Pulse Width Match, Same Package	-	-		-	±1	-	-	-	-	-	%
Power Dissipation Capacitance (Notes 8, 9)	C _{PD}	C _L = 15pF	5	-	136	-	-	-	-	-	pF
Input Capacitance	Cl	C _L = 50pF	-	10	-	10	-	10	-	10	pF
HCT TYPES	-	-								-	
Propagation Delay	t _{PLH}										
A, \overline{B} to Q		C _L = 50pF	4.5	-	-	55	-	69	-	83	ns
		C _L = 15pF	5	-	23	-	-	-	-	-	ns
A, \overline{B} to \overline{Q}	t _{PHL}	C _L = 50pF	4.5	-	-	55	-	69	-	83	ns
		C _L = 15pF	5	-	23	-	-	-	-	-	ns

		TEST	V _{CC} (V)	25 ⁰ C			-40 ⁰ C TO 85 ⁰ C		-55 ⁰ C TO 125 ⁰ C			
PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	МАХ	MIN	MAX	MIN	MAX	UNITS	
R to Q	t _{PHL}	C _L = 50pF	4.5	-	-	40	-	50	-	60	ns	
		C _L = 15pF	5	-	17	-	-	-	-	-	ns	
\overline{R} to \overline{Q}	^t PLH	C _L = 50pF	4.5	-	-	50	-	63	-	75	ns	
		C _L = 15pF	5	-	21	-	-	-	-	-	ns	
Output Transition Time	t _{TLH} , t _{THL}	C _L = 50pF	4.5	-	-	15	-	19	-	22	ns	
Output Pulse Width $R_X = 10k, C_X = 0.1\mu F$	τ	C _L = 50pF	5	0.63	-	0.77	0.602	0.798	0.595	0.805	ms	
Output Pulse Width Match, Same Package	-	-	-	-	±1	-	-	-	-	-	%	
Power Dissipation Capacitance (Notes 8, 9)	C _{PD}	C _L = 15pF	5	-	134	-	-	-	-	-	pF	
Input Capacitance	CI	C _L = 50pF	-	10	-	10	-	10	-	10	pF	

Switching Specifications $C_L = 50 pF$, Input t_r , $t_f = 6 ns$, $R_X = 10 K\Omega$, $C_X = 0$ (Continued)

NOTES:

8. C_{PD} is used to determine the dynamic power consumption, per one shot.

9. $P_D = (C_{PD} + C_X) V_{CC}^2 f_i \Sigma (C_L V_{CC}^2 f_O)$ where f_i = input frequency, f_O = output frequency, C_L = output load capacitance, C_X = external capacitance V_{CC} = supply voltage assuming $f_i \ll \frac{1}{\tau}$

Test Circuits and Waveforms




FIGURE 6. HC AND HCU TRANSITION TIMES AND PROPAGA-TION DELAY TIMES, COMBINATION LOGIC





FIGURE 7. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

Typical Performance Curves








FIGURE 10. K FACTOR vs CX




FIGURE 9. K FACTOR vs DC SUPPLY VOLTAGE (V_{CC}) - V




FIGURE 11. MINIMUM RETRIGGER TIME vs TIMING CAPACITANCE

Power-Down Mode

During a rapid power-down condition, as would occur with a power-supply short circuit with a poorly filtered power supply, the energy stored in C_X could discharge into Pin 2 or 14. To aviod possible device damage in this mode, when C_X is $\geq 0.5 \mu F$, a protection diode with a 1 ampere or higher rating (1N5395 or equivalent) and a separate ground return for C_X should be provided as shown in Figure 12.

An alternate protection method is shown in Figure 13, where a 51 Ω current-limiting resistor is inserted in series with C_X. Note that a small pulse width decrease will occur however, and R_X must be appropriately increased to obtain the originally desired pulse width.




FIGURE 12. RAPID POWER-DOWN PROTECTION CIRCUIT




FIGURE 13. ALTERNATE RAPID POWER-DOWN PROTECTION CIRCUIT



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-8688601EA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8688601EA CD54HC4538F3A
CD54HC4538F	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC4538F
CD54HC4538F.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC4538F
CD54HC4538F3A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8688601EA CD54HC4538F3A
CD54HC4538F3A.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8688601EA CD54HC4538F3A
CD54HCT4538F3A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HCT4538F3A
CD54HCT4538F3A.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HCT4538F3A
CD74HC4538E	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC4538E
CD74HC4538E.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC4538E
CD74HC4538EE4	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC4538E
CD74HC4538M	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	HC4538M
CD74HC4538M96	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4538M
CD74HC4538M96.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4538M
CD74HC4538M96E4	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4538M
CD74HC4538M96G4	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4538M
CD74HC4538MT	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	HC4538M
CD74HC4538NSR	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4538M
CD74HC4538NSR.A	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4538M
CD74HC4538NSR.B	Active	Production	SOP (NS) 16	2000 LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4538M
CD74HC4538PW	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-55 to 125	HJ4538
CD74HC4538PWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4538
CD74HC4538PWR.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4538
CD74HC4538PWRG4	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4538
CD74HC4538PWT	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-55 to 125	HJ4538
CD74HCT4538E	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT4538E
CD74HCT4538E.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT4538E
CD74HCT4538M	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	HCT4538M



Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CD74HCT4538M96	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4538M
CD74HCT4538M96.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4538M
CD74HCT4538MT	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	HCT4538M

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC4538, CD54HCT4538, CD74HC4538, CD74HC4538 :

Catalog : CD74HC4538, CD74HCT4538

• Automotive : CD74HC4538-Q1, CD74HC4538-Q1



24-Jul-2025

• Military : CD54HC4538, CD54HCT4538

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications




Texas

*All dimensions are nominal

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC4538M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4538NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
CD74HC4538PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HCT4538M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

24-Jul-2025



*All dimensions are nominal


Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC4538M96	SOIC	D	16	2500	353.0	353.0	32.0
CD74HC4538NSR	SOP	NS	16	2000	353.0	353.0	32.0
CD74HC4538PWR	TSSOP	PW	16	2000	353.0	353.0	32.0
CD74HCT4538M96	SOIC	D	16	2500	353.0	353.0	32.0

TEXAS INSTRUMENTS

www.ti.com

24-Jul-2025

TUBE



- B - Alignment groove width

*All dimensions	are nominal
-----------------	-------------

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD74HC4538E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4538E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4538E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4538E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4538EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4538EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4538E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4538E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4538E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4538E.A	N	PDIP	16	25	506	13.97	11230	4.32


NS0016A



PACKAGE OUTLINE

SOP - 2.00 mm max height

SOP



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.




NS0016A

EXAMPLE BOARD LAYOUT

SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




NS0016A

EXAMPLE STENCIL DESIGN

SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.


PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.




PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated