

Technical documentation



Support & training



#### CD74HC390, CD54HCT390, CD74HCT390 SCHS185E - SEPTEMBER 1997 - REVISED APRIL 2022

# CD74HC390, CDx4HCT390 High-Speed CMOS Logic Dual Decade Ripple Counter

## 1 Features


- Two BCD decade or bi-quinary counters
- One package can be configured to divide-by-2, 4, 5, 10, 20, 25, 50, 100
- Two controller reset inputs to clear each decade counter individually
- Fanout (over temperature range)
  - Standard outputs: 10 LSTTL loads
  - Bus driver outputs: 15 LSTTL loads
- Wide operating temperature range: -55°C to 125°C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL ٠
- logic ICs
- · HC types
  - 2V to 6V operation
  - High noise immunity:  $N_{IL} = 30\%$ ,  $N_{IH} = 30\%$  of  $V_{CC}$  at  $V_{CC}$  = 5V
  - HCT types
  - 4.5 V to 5.5 V operation
  - Direct LSTTL input logic compatibility, V<sub>IL</sub> = 0.8  $V (max), V_{IH} = 2 V (min)$
  - CMOS input compatibility,  $I_1 \leq 1 \mu A$  at  $V_{OI}$ ,  $V_{OH}$

## 2 Description

The SN74HC390 and 'HCT390 devices include two independent 4-bit decade ripple counters, falling-edge clocked with asynchronous clear. Each counter is divided into two sections, a divide-by-2 and divideby-5 counter, each of which has an independent clock input. This allows for very flexible configuration of the device.

Device Information						
PART NUMBER	BODY SIZE (NOM)					
CD54HCT390F3A	CDIP (16)	24.38 mm × 6.92 mm				
CD74HC390M	SOIC (16)	9.90 mm × 3.90 mm				
CD74HCT390M	SOIC (16)	9.90 mm × 3.90 mm				
CD74HC390E	PDIP (16)	19.31 mm × 6.35 mm				
CD74HCT390E	PDIP (16)	19.31 mm × 6.35 mm				

For all available packages, see the orderable addendum at (1)the end of the data sheet.



**Functional Block Diagram** 



# **Table of Contents**

1 Features1	7.2 Functional Block Diagram9
2 Description1	7.3 Device Functional Modes10
3 Revision History	8 Power Supply Recommendations11
4 Pin Configuration and Functions	9 Layout
5 Specifications	9.1 Layout Guidelines 11
5.1 Absolute Maximum Ratings4	10 Device and Documentation Support12
5.2 Recommended Operating Conditions <sup>(1)</sup>	10.1 Documentation Support12
5.3 Thermal Information4	10.2 Receiving Notification of Documentation Updates12
5.4 Electrical Characteristics5	10.3 Support Resources12
5.5 Prerequisite for Switching Characteristics6	10.4 Trademarks12
5.6 Switching Characteristics	10.5 Electrostatic Discharge Caution12
6 Parameter Measurement Information	10.6 Glossary12
7 Detailed Description	11 Mechanical, Packaging, and Orderable
7.1 Overview	Information

## **3 Revision History**


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (November 2021) to Revision E (April 2022)	Page
Corrected table 7-3, Q <sub>C</sub> value 6 from H to L	
Changes from Revision C (September 1997) to Revision D (November 2021)	Page

•	Updated the numbering, formatting, tables, figures, and cross-references throughout the doucment to reflect
	modern data sheet standards1
•	Updated pin names to match current TI naming conventions. 1 $\overline{\text{CP0}}$ is now 1 $\overline{\text{CLK}}_{A}$ ; 1MR is now 1CLR; 1Q <sub>0</sub> is
	now $1Q_A$ ; $1\overline{CP1}$ is now $1\overline{CLK}_B$ ; $1Q_1$ is now $1Q_B$ ; $1Q_2$ is now $1Q_C$ ; $1Q_3$ is now $1Q_D$ ; $2Q_3$ is now $2Q_D$ ; $2Q_2$ is
	now $2Q_C$ ; $2Q_1$ is now $2Q_B$ ; $2\overline{CP1}$ is now $2\overline{CLK}_B$ ; $2Q_0$ is now $2Q_A$ ; $2MR$ is now $2CLR$ ; $2\overline{CP0}$ is now $2\overline{CLK}_A$ . 1



## **4** Pin Configuration and Functions



J, N or D Package 16-Pin CDIP, PDIP, or SOIC Top View



## **5** Specifications

#### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
I <sub>IK</sub>	Input diode current <sup>(2)</sup>	$(V_{I} < 0 \text{ or } V_{I} > V_{CC})$		±20	mA
I <sub>OK</sub>	Output diode current <sup>(2)</sup>	$(V_{O} < 0 \text{ or } V_{O} > V_{CC})$		±20	mA
I <sub>O</sub>	Output source or sink current per output pin	$(V_{O} = 0 \text{ to } V_{CC})$		±25	mA
	Continuous current through V <sub>CC</sub> c	or GND		±50	mA
TJ	Junction temperature	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	Storage temperature		150	°C
	Lead temperature (Soldering 10s)	Lead temperature (Soldering 10s) (SOIC - Lead tips only)		300	°C

Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 5.2 Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub> Supply voltage range		HC Types	2	6	V
		HCT Types	4.5	5.5	v
V <sub>I</sub> , V <sub>O</sub>	Input or output voltage		0	V <sub>CC</sub>	V
		2 V		1000	
t <sub>t</sub>	Input rise and fall time	4.5 V		500	ns
	6 V	6 V		400	
T <sub>A</sub>	T <sub>A</sub> Temperature range		-55	125	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report Implications of Slow or Floating SMOS Inputs, literature number SCBA004.

#### 5.3 Thermal Information

		CD74HC390,		
		D (SOIC)	N (PDIP)	
THERMAL METRIC		16 PINS	16 PINS	UNIT
R <sub>θJA</sub>	Junction-to-ambient thermal resistance <sup>(1)</sup>	73	67	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.



#### **5.4 Electrical Characteristics**

		TEST     V <sub>CC</sub> 25°C     -40°C to 85°C		85°C	-55°C to 125°C		UNIT				
	PARAMETER	CONDITIONS <sup>(1)</sup>	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
НС ТҮР	ES										
			2	1.5			1.5		1.5		V
V <sub>IH</sub>	High level input voltage		4.5	3.15			3.15		3.15		V
	Vollage		6	4.2			4.2		4.2		V
			2			0.5		0.5		0.5	V
V <sub>IL</sub>	Low level input voltage		4.5			1.35		1.35		1.35	V
	Vollage		6			1.8		1.8		1.8	V
		I <sub>OH</sub> = – 20 μA	2	1.9			1.9		1.9		V
	High level output voltage	I <sub>OH</sub> = – 20 μA	4.5	4.4			4.4		4.4		V
V <sub>OH</sub>	vollage	I <sub>OH</sub> = – 20 μA	6	5.9			5.9		5.9		V
	High level output	I <sub>OH</sub> = – 4 mA	4.5	3.98			3.84		3.7		V
	voltage	I <sub>OH</sub> = – 5.2 mA	6	5.48			5.34		5.2		V
		I <sub>OL</sub> = 20 μA	2			0.1		0.1		0.1	V
	Low level output	I <sub>OL</sub> = 20 μA	4.5			0.1		0.1		0.1	V
V <sub>OL</sub>	voltage	I <sub>OL</sub> = 20 μA	6			0.1		0.1		0.1	V
	Low level output	I <sub>OL</sub> = 4 mA	4.5			0.26		0.33		0.4	V
	voltage	I <sub>OL</sub> = 5.2 mA	6			0.26		0.33		0.4	V
I,	Input leakage current	$V_{I} = V_{CC}$ or GND	6			±0.1		±1		±1	μA
lcc	Supply current	$V_{I} = V_{CC}$ or GND	6			8		80		160	μA
НСТ ТҮ	PES					I					
V <sub>IH</sub>	High level input voltage		4.5 to 5.5	2			2		2		V
V <sub>IL</sub>	Low level input voltage		4.5 to 5.5			0.8		0.8		0.8	V
	High level output voltage	I <sub>OH</sub> = – 20 μA	4.5	4.4			4.4		4.4		V
V <sub>OH</sub>	High level output voltage	I <sub>OH</sub> = – 4 mA	4.5	3.98			3.84		3.7		V
1	Low level output voltage	I <sub>OL</sub> = 20 μA	4.5			0.1		0.1		0.1	V
V <sub>OL</sub>	Low level output voltage	I <sub>OL</sub> = 4 mA	4.5			0.26		0.33		0.4	V
I	Input leakage current	$V_{I} = V_{CC}$ or GND	5.5			±0.1		±1		±1	μA
сс	Supply current	$V_{I} = V_{CC}$ or GND	5.5			8		80		160	μA
	Additional supply	$n\overline{CLK}_{A}$ inputs held at $V_{CC} - 2.1$	4.5 to 5.5		100	162		202.5		220.5	
∆I <sub>CC</sub> <sup>(2)</sup>	current per input pin	$n\overline{CLK}_{B}$ , CLR inputs held at V <sub>CC</sub> - 2.1	4.5 to 5.5		100	216		270		294	μA

V<sub>I</sub> = V<sub>IH</sub> or V<sub>IL</sub>, unless otherwise noted.
For dual-supply systems theoretical worst case (V<sub>I</sub> = 2.4 V, V<sub>CC</sub> = 5.5 V) specification is 1.8mA.



## 5.5 Prerequisite for Switching Characteristics

	PARAMETER		25℃	-40°C to 8	35°C	-55°C to 1	25°C	
	PARAMETER	V <sub>cc</sub> (V)	MIN	MIN	MAX	MIN	MAX	UNIT
HC TYPES								
		2	6	5		4		
f <sub>MAX</sub>	Maximum Clock Frequency	4.5	30	24		20		MHz
		6	35	28		24		
		2	80	100		120		
t <sub>W</sub>	Clock Pulse Width, $n\overline{CLK}_{A}$ , $n\overline{CLK}_{B}$	4.5	16	20		24		ns
	HOLK B	6	14	17		20		
		2	70	90		105		
t <sub>REM</sub>	Reset Removal Time	4.5	14	18		21		ns
		6	12	15		18		
		2	50	65		75		
t <sub>W</sub>	Reset Pulse Width	4.5	10	13		15		ns
		6	9	11		13		
HCT TYPES			I					
f <sub>MAX</sub>	Maximum Clock Frequency	4.5	27	22		18		MHz
t <sub>W</sub>	Clock Pulse Width, $n\overline{CLK}_A$ , $n\overline{CLK}_B$	4.5	19	24		29		ns
t <sub>REM</sub>	Reset Removal Time	4.5	15	19		22		ns
t <sub>W</sub>	Reset Pulse Width	4.5	13	16		20		ns

#### **5.6 Switching Characteristics**

Input  $t_r$ ,  $t_f$  = 6 ns. Unless otherwise specified,  $C_L$  = 50pF. (see Parameter Measurement Information)

	PARAMETER	V <sub>cc</sub> (V)	25°C		-40℃ to 85℃	-55℃ to 125℃	UNIT
			ТҮР	MAX	MAX	MAX	
HC TYPES		· · ·					
		2		175	220	265	ns
	$n\overline{CLK}_A$ to $nQ_A$	4.5	14 <sup>(3)</sup>	35	44	53	ns
		6		30	37	45	ns
		2		185	230	280	ns
	$n\overline{CLK}_{B}$ to $nQ_{B}$	4.5		37	46	56	ns
		6		31	39	48	ns
		2		245	305	370	ns
•	$n\overline{CLK}_{B}$ to $nQ_{C}$	4.5		49	61	74	ns
		6		42	52	63	ns
t <sub>pd</sub>		2		180	225	270	ns
	$n\overline{CLK}_{B}$ to $nQ_{D}$	4.5	15 <sup>(3)</sup>	36	45	54	ns
		6		31	38	46	ns
		2		365	455	550	ns
	$n\overline{CLK}_A$ to $nQ_D$	4.5		73	91	110	ns
		6		62	77	94	ns
		2		190	240	285	ns
	CLR to Q <sub>n</sub>	4.5	16 <sup>(3)</sup>	38	48	57	ns
		6		32	41	48	ns



#### 5.6 Switching Characteristics (continued)

Input  $t_r$ ,  $t_f = 6$  ns. Unless otherwise specified,  $C_L = 50$  pF. (see Parameter Measurement Information)

	PARAMETER	V <sub>cc</sub> (V)	.(V) 25°C		-40℃ to 85℃	-55℃ to 125℃	UNIT
			ТҮР	MAX	MAX	MAX	
		2		75	95	110	ns
t <sub>t</sub>	<b>Output Transition Times</b>	4.5		15	19	22	ns
		6		13	16	19	ns
C <sub>IN</sub>	Input Capacitance			10	10	10	pF
C <sub>PD</sub>	Power Dissipation Capacitance <sup>(1)</sup> <sup>(2)</sup>	5	28 <sup>(3)</sup>				pF
HCT TYPES							
	$n\overline{CLK}_A$ to $nQ_A$	4.5	17 <sup>(3)</sup>	40	50	60	ns
	$n\overline{CLK}_{B}$ to $nQ_{B}$	4.5		43	51	65	ns
	$n\overline{CLK}_{B}$ to $nQ_{C}$	4.5		55	69	83	ns
t <sub>pd</sub>	nCLK <sub>B</sub> to nQ <sub>D</sub>	4.5	18 <sup>(3)</sup>	42	53	63	ns
	$n\overline{CLK}_A$ to $nQ_C$	4.5		84	105	126	ns
	CLR to Q <sub>n</sub>	4.5	18 <sup>(3)</sup>	42	53	63	ns
t <sub>t</sub>	Output Transition Times	4.5		15	19	22	ns
C <sub>IN</sub>	Input Capacitance			10 <sup>(4)</sup>	10 <sup>(4)</sup>	10 <sup>(4)</sup>	pF
C <sub>PD</sub>	Power Dissipation Capacitance <sup>(1)</sup> <sup>(2)</sup>	5	32 <sup>(3)</sup>				pF

(1)

 $C_{PD}$  is used to determine the dynamic power consumption, per package.  $P_D = V_{CC}^2 f_i + \Sigma (C_L V_{CC}^2 + f_0)$  where  $f_i$  = Input Frequency,  $f_0$  = Output Frequency,  $C_L$  = Output Load Capacitance,  $V_{CC}$  = Supply (2) Voltage.

(3)  $C_L = 15 \text{ pF} \text{ and } V_{CC} = 5 \text{ V}.$ (4)  $C_L = 15 \text{ pF}$ 




#### **6** Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>t</sub> < 6 ns.

For clock inputs,  $f_{max}$  is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1) The greater between  $t_{\mathsf{PLH}}$  and  $t_{\mathsf{PHL}}$  is the same as  $t_{\mathsf{pd}}.$ 

Figure 6-4. Voltage Waveforms, TTL-Compatible CMOS Inputs Propagation Delays




## 7 Detailed Description

#### 7.1 Overview

The CD74HC390 and 'HCT390 dual 4-bit decade ripple counters are high-speed silicon-gate CMOS devices and are pin compatible with low-power Schottky TTL (LSTTL). These devices are divided into four separately clocked sections. The counters have two divide-by-2 sections and two divide-by-5 sections. These sections are normally used in a BCD decade or bi-quinary configuration, since they share a common controller reset (nCLR). If the two controller reset inputs (1CLR and 2CLR) are used to simultaneously clear all 8 bits of the counter, a number of counting configurations are possible within one package. The separate clock inputs ( $\overline{nCLK}_A$  and  $\overline{nCLK}_B$ ) of each section allow ripple counter or frequency division applications of divide-by-2, 4, 5, 10, 20, 25, 50, or 100. Each section is triggered by the High-to-Low transition of the input pulses ( $\overline{nCLK}_A$  and  $\overline{nCLK}_B$ ).

For BCD decade operation, the  $nQ_A$  output is connected to the  $n\overline{\text{CLK}}_B$  input of the divide-by-5 section. For bi-quinary decade operation, the  $nQ_D$  output is connected to the  $n\overline{\text{CLK}}_A$  input and  $nQ_A$  becomes the decade output.

The controller reset inputs (1CLR and 2CLR) are active-High asynchronous inputs to each decade counter which operates on the portion of the counter identified by the "1" and "2" prefixes in the pin configuration. A High level on the nCLR input overrides the clock and sets the four outputs Low.



#### 7.2 Functional Block Diagram






Figure 7-2. Functional Pinout



#### 7.3 Device Functional Modes

#### Table 7-1. Truth Table<sup>(1)</sup>

INP	UTS	ACTION
CLK	CLR	ACTION
↑ (	L	No Change
Ļ	L	Count
Х	Н	All Qs Low

(1) H = High voltage level.

L = Low voltage level.

X = Dont care.

 $\uparrow$  = Transition from low to high level.

 $\downarrow$  = Transition from high to low.

#### Table 7-2. BCD Count Sequence For <sup>1</sup>/<sub>2</sub> the 390<sup>(1)</sup>

COUNT	OUTPUTS								
COONT	QD	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>					
0	L	L	L	L					
1	L	L	L	Н					
2	L	L	Н	L					
3	L	L	Н	Н					
4	L	Н	L	L					
5	L	Н	L	Н					
6	L	Н	Н	L					
7	L	Н	Н	Н					
8	Н	L	L	L					
9	Н	L	L	Н					

(1) Ouput nQ<sub>A</sub> connected to  $n\overline{CLK}_{B}$  with counter input on  $n\overline{CLK}_{A}$ .

#### Table 7-3. B-Quinary Count Sequence For 1/2 the 390<sup>(1)</sup>

COUNT	OUTPUTS								
COUNT	QD	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>					
0	L	L	L	L					
1	L	L	Н	L					
2	L	Н	L	L					
3	L	Н	Н	L					
4	Н	L	L	L					
5	L	L	L	Н					
6	L	L	Н	Н					
7	L	Н	L	Н					
8	L	Н	Н	Н					
9	Н	L	L	Н					

(1) Output nQ<sub>D</sub> connected to  $n\overline{CLK}_A$  with counter input on  $n\overline{CLK}_B$ .



#### 8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

#### 9 Layout

#### 9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.



## **10 Device and Documentation Support**

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### **10.1 Documentation Support**

#### **10.1.1 Related Documentation**

#### **10.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **10.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### **10.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-9098401MEA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9098401ME A CD54HCT390F3A
CD54HCT390F3A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9098401ME A CD54HCT390F3A
CD54HCT390F3A.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9098401ME A CD54HCT390F3A
CD74HC390E	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC390E
CD74HC390E.A	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC390E
CD74HC390EE4	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC390E
CD74HC390M	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-55 to 125	HC390M
CD74HC390M96	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-55 to 125	HC390M
CD74HC390M96.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC390M
CD74HCT390E	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT390E
CD74HCT390E.A	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT390E
CD74HCT390EE4	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT390E
CD74HCT390M	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-55 to 125	HCT390M
CD74HCT390M96	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT390M
CD74HCT390M96.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT390M
CD74HCT390MT	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-55 to 125	HCT390M

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.



www.ti.com

# PACKAGE OPTION ADDENDUM

2-Aug-2025

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD54HCT390, CD74HCT390 :

• Catalog : CD74HCT390

• Military : CD54HCT390

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

Military - QML certified for Military and Defense Applications



Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC390M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT390M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

24-Jul-2025




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC390M96	SOIC	D	16	2500	353.0	353.0	32.0
CD74HCT390M96	SOIC	D	16	2500	353.0	353.0	32.0

## TEXAS INSTRUMENTS

www.ti.com

#### TUBE



## - B - Alignment groove width

*All	dimensions are	nominal
------	----------------	---------

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD74HC390E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC390E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC390E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC390E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC390EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC390EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT390E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT390E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT390E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT390E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT390EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT390EE4	N	PDIP	16	25	506	13.97	11230	4.32

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated