









CD54HCT125, CD74HCT125

SCHS415A - JUNE 2020 - REVISED AUGUST 2024

CDx4HCT125 Quadruple Buffers with 3-State Outputs

1 Features

- LSTTL input logic compatible
 - $V_{IL(max)} = 0.8V, V_{IH(min)} = 2V$
- CMOS input logic compatible
 - I_I ≤ 1µA at V_{OI}, V_{OH}
- **Buffered inputs**
- 4.5V to 5.5V operation
- Wide operating temperature range: -55°C to +125°C
- Supports fanout up to 10 LSTTL loads
- Significant power reduction compared to LSTTL logic ICs

2 Applications

Enable digital signals


3 Description

This device contains four independent buffers with 3-state outputs. Each gate performs the Boolean function Y = A in positive logic.

Device Information

PART NUMBER PACKAGE ⁽¹⁾		PACKAGE SIZE(2)	BODY SIZE(3)		
	D (SOIC, 14)	8.65mm × 6mm	8.65mm × 3.9mm		
CDx4HCT125	N (PDIP, 14)	19.30mm × 9.4mm	19.30mm × 6.35mm		
	J (CDIP, 14)	19.56mm x 6.7mm	19.56mm × 4.57mm		

- For more information, see Mechanical, Packaging, and Orderable Information.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.



Functional pinout



Table of Contents

1 Features	1	7.3 Feature Description	8
2 Applications	1	7.4 Device Functional Modes	
3 Description		8 Application and Implementation	10
4 Pin Configuration and Functions	3	8.1 Application Information	10
5 Specifications	4	8.2 Typical Application	
5.1 Absolute Maximum Ratings	4	8.3 Power Supply Recommendations	<mark>11</mark>
5.2 ESD Ratings		8.4 Layout	11
5.3 Recommended Operating Conditions	4	9 Device and Documentation Support	13
5.4 Thermal Information	4	9.1 Documentation Support	13
5.5 Electrical Characteristics	<mark>5</mark>	9.2 Receiving Notification of Documentation Updates	13
5.6 Switching Characteristics	5	9.3 Support Resources	13
5.7 Operating Characteristics		9.4 Trademarks	13
5.8 Typical Characteristics	6	9.5 Electrostatic Discharge Caution	13
6 Parameter Measurement Information	7	9.6 Glossary	13
7 Detailed Description	8	10 Revision History	13
7.1 Overview	8	11 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram	8	Information	13
-			



4 Pin Configuration and Functions




Figure 4-1. D, N, or J Package 14-Pin SOIC, PDIP, or CDIP Top View

	PIN	TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	- ITPE(''	DESCRIPTION
1 ŌE	1	Input	Channel 1, Output Enable, Active Low
1A	2	Input	Channel 1, Input A
1Y	3	Output	Channel 1, Output Y
2 OE	4	Input	Channel 2, Output Enable, Active Low
2A	5	Input	Channel 2, Input A
2Y	6	Output	Channel 2, Output Y
GND	7	_	Ground
3Y	8	Output	Channel 3, Output Y
3A	9	Input	Channel 3, Input A
3 OE	10	Input	Channel 3, Output Enable, Active Low
4Y	11	Output	Channel 4, Output Y
4A	12	Input	Channel 4, Input A
4 OE	13	Input	Channel 4, Output Enable, Active Low
V _{CC}	14	_	Positive Supply

⁽¹⁾ Signal Types: I = Input, O = Output, I/O = Input or Output



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7	V
I _{IK}	Input clamp current ⁽²⁾	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$		±20	mA
I _{OK}	Output clamp current ⁽²⁾		±20	mA	
Io	Continuous output current	$V_{O} > -0.5 \text{ V or } V_{O} < V_{CC} + 0.5 \text{ V}$		±35	mA
	Continuous current through V _{CC} or GND	·		±70	mA
TJ	Junction temperature ⁽³⁾			150	°C
	Lead temperature (soldering 10s)	SOIC - lead tips only		300	°C
T _{stg}	Storage temperature	– 65	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) Guaranteed by design.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/ JEDEC JS-001 ⁽¹⁾	±2000	\/
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		4.5		5.5	V
V _{IH}	High-level input voltage	V _{CC} = 4.5 V to 5.5 V	2			V
V _{IL}	Low-level input voltage	V _{CC} = 4.5 V to 5.5 V			0.8	V
VI	Input voltage		0		V _{CC}	V
Vo	Output voltage		0		V _{CC}	V
+	Input transition time	V _{CC} = 4.5 V			500	no
ч	input transition time	V _{CC} = 5.5 V			400	ns
T _A	Operating free-air temperature		– 55		125	°C

5.4 Thermal Information

		CD74F	CD74HCT125					
	THERMAL METRIC ⁽¹⁾	N (PDIP)	D (SOIC)	UNIT				
		14 PINS	14 PINS					
$R_{\theta JA}$	Junction-to-ambient thermal resistance	103.8	138.7	°C/W				
R _{0JC(top)}	Junction-to-case (top) thermal resistance	91.6	93.8	°C/W				
$R_{\theta JB}$	Junction-to-board thermal resistance	83.5	94.7	°C/W				

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



		CD74		
	THERMAL METRIC(1)	N (PDIP)	D (SOIC)	UNIT
		14 PINS	14 PINS	
Ψ_{JT}	Junction-to-top characterization parameter	71.1	49.1	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	83.4	94.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics

over operating free-air temperature range; typical values measured at T_A = 25°C (unless otherwise noted).

			, <u>, , , , , , , , , , , , , , , , , , </u>				Operat	ing free	-air tem	peratu	re (T _A)			
	PARAMETER	TEST CONDITI		Vcc		25°C		-40°	°C to 85	°C	-55°	C to 125	5°C	UNIT
		CONDIT	0110		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V _{OH}	High-level output voltage	V _I = V _{IH} or V _{IL}	I _{OH} = -20 μΑ	4.5 V	4.4			4.4			4.4			٧
		VIL	I _{OH} = -4 mA	4.5 V	3.98			3.84			3.7			
V _{OL}	Low-level output voltage	V _I = V _{IH} or	I _{OL} = 20 μΑ	4.5 V			0.1			0.1			0.1	V
VOL	Low-level output voltage	V _{IL}	I _{OL} = 4 mA	4.5 V			0.26			0.33			0.4	V
I	Input leakage current	V _I = V _{CC} and GND	I _O = 0	5.5 V			±0.1			±1			±1	μΑ
I _{OZ}	Three-state leakage current	$V_I = V_{IH}$ or V_{IL}		5.5 V			±0.5			±5			±10	μΑ
I _{CC}	Supply current	V _I = V _{CC} or GND	I _O = 0	5.5 V			8			80			160	μΑ
ΔI _{CC}	Additional Quiescent Device Current Per Input Pin.	V _I = V _{CC} - 2.1		4.5 V to 5.5 V		100	360			450			490	μА
C _i	Input capacitance						10			10			10	pF
Co	Three-state output capacitance						20			20			20	pF

⁽¹⁾ For dual-supply systems theoretical worst case (V_1 = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

5.6 Switching Characteristics

over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted).

	<u> </u>			TEST	TEST		Op	peratin	g free	air te	mperat	ture (T	۵)																										
	PARAMETER	FROM	то	CONDITIO	V _{CC}		25°C		-40°	C to 8	5°C	-55°0	C to 12	25°C	UNIT																								
				NS		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX																									
	Propagation delay	Α	_	C _L = 50 pF	4.5 V			25			31			38	ns																								
t _{pd}	Fropagation delay	^	'	C _L = 15 pF	5 V		10								115																								
	Enable delay	ŌĒ	~	C _L = 50 pF	4.5 V			25			31			38	ns																								
t _{en}	Lilable delay	OL	'		'	į	1	ĭ	ĭ	ĭ	ĭ	ī	ī	ĭ	į	1	ī	ĭ	ī	Y	Y	Y	Ť	Ī	T	Ť	C _L =	C _L = 15 pF	5 V		10								115
	Disable delay	ŌĒ	V	C _L = 50 pF	4.5 V			28			35			42	no																								
t _{dis}	Disable delay		ľ	C _L = 15 pF	5 V		11								ns																								
t _t	Transition-time		Y	C _L = 50 pF	4.5 V			12			15			18	ns																								



5.7 Operating Characteristics

over operating free-air temperature range; typical values measured at T_A = 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP MAX	UNIT
C _{pd}	Power dissipation capacitance per gate	No load	5 V		34	pF

5.8 Typical Characteristics

T_A = 25°C




Figure 5-1. Typical output voltage in the high state (V_{OH})





Figure 5-2. Typical output voltage in the low state (V_{OL})


6 Parameter Measurement Information

- Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_t < 6$ ns.
- The outputs are measured one at a time, with one input transition per measurement.




A. C_L= 50 pF and includes probe and jig capacitance.

Figure 6-1. Load Circuit



A. t_t is the greater of t_r and t_f.

Figure 6-2. Voltage Waveforms Transition Times



A. The maximum between t_{PLH} and t_{PHL} is used for t_{pd}.


Figure 6-3. Voltage Waveforms Propagation Delays

7 Detailed Description

7.1 Overview

This device contains four independent buffers with 3-state outputs. Each gate performs the Boolean function Y = A in positive logic.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Balanced CMOS 3-State Outputs

A balanced output allows the device to sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to over-current. The electrical and thermal limits defined in the *Section 5.1* must be followed at all times.

The CD74HCT125 can drive a load with a total capacitance less than or equal to the maximum load listed in the Section 5.6 connected to a high-impedance CMOS input while still meeting all of the datasheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed the provided load value. If larger capacitive loads are required, it is recommended to add a series resistor between the output and the capacitor to limit output current to the values given in the Section 5.1.

3-State outputs can be placed into a high-impedance state. In this state, the output will neither source nor sink current, and leakage current is defined by the I_{OZ} specification in the Section 5.5. A pull-up or pull-down resistor can be used to ensure that the output remains HIGH or LOW, respectively, during the high-impedance state.

7.3.2 TTL-Compatible CMOS Inputs

TTL-Compatible CMOS inputs are high impedance and are typically modeled as a resistor from the input to ground in parallel with the input capacitance given in the Section 5.5. The worst case resistance is calculated with the maximum input voltage, given in the Section 5.1, and the maximum input leakage current, given in the Section 5.5, using ohm's law ($R = V \div I$).

Signals applied to the inputs need to have fast edge rates, as defined by $\Delta t/\Delta v$ in the Section 5.3 to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the TTL-compatible CMOS input.

TTL-Compatible CMOS inputs have a lower threshold voltage than standard CMOS inputs to allow for compatibility with older bipolar logic devices. See the *Section 5.3* for the valid input voltages for the CD74HCT125.



7.3.3 Clamp Diode Structure

The inputs and outputs to this device have both positive and negative clamping diodes as depicted in Figure 7-1.

CAUTION

Voltages beyond the values specified in the Section 5.1 table can cause damage to the device. The recommended input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 7-1. Electrical Placement of Clamping Diodes for Each Input and Output

7.4 Device Functional Modes

Table 7-1. Function Table

INPU	OUTPUT ⁽²⁾	
ŌĒ	A	Υ
L	Н	Н
L	L	L
Н	X	Z

- (1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care
- (2) H = Driving High, L = Driving Low, Z = High Impedance State



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

In this application, a 3-state buffer is used to enable or disable a data connection as shown in *Figure 8-1*. It is common to see all four channels of a device used together for controlling a 4-bit data bus, however each channel of the device can be used independently. Unused channels should have the inputs terminated at ground or V_{CC} and the output left unconnected.

When the output of the device is active, the data signal will be replicated at the output. When the output of the device is disabled, the output will be in a high-impedance state, and the output voltage will be determined by the circuit connected to the output pin. This circuit is most commonly used when a bus must be completely disabled. One example of this situation is when the circuitry connected to the output is to be powered off for an extended period of time to save system power, and the inputs to that circuitry cannot have a voltage present due to protective clamp diodes.

8.2 Typical Application




Figure 8-1. Typical application schematic

8.2.1 Design Requirements

8.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the Section 5.3. The supply voltage sets the device's electrical characteristics as described in the Section 5.5.

The supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the CD74HCT125 plus the maximum supply current, I_{CC} , listed in the Section 5.5. The logic device can only source or sink as much current as it is provided at the supply and ground pins, respectively. Be sure not to exceed the maximum total current through GND or V_{CC} listed in the Section 5.1.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and C_{pd} Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.

CAUTION

The maximum junction temperature, $T_J(max)$ listed in the Section 5.1, is an additional limitation to prevent damage to the device. Do not violate any values listed in the Section 5.1. These limits are provided to prevent damage to the device.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

8.2.1.2 Input Considerations

Unused inputs must be terminated to either V_{CC} or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the CD74HCT125, as specified in the Section 5.5, and the desired input transition rate. A 10-k Ω resistor value is often used due to these factors.

Refer to the Section 7.3 for additional information regarding the inputs for this device.

8.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the Section 5.5 . Similarly, the ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the Section 5.5 .

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to Section 7.3 for additional information regarding the outputs for this device.

8.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the Section 8.4.
- 2. Ensure the capacitive load at the output is ≤ 70 pF. This is not a hard limit, however it will ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the CD74HCT125 to the receiving device.
- 3. Ensure the resistive load at the output is larger than (V_{CC} / I_O(max)) Ω. This will ensure that the maximum output current from the *Section 5.1* is not violated. Most CMOS inputs have a resistive load measured in megaohms; much larger than the minimum calculated above.
- 4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation

8.2.3 Application Curves




Figure 8-2. Typical application timing diagram

8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the Section 5.3. Each V_{CC} terminal should have a bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in Figure 8-3.

8.4 Layout

8.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic



devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

8.4.2 Layout Example




Figure 8-3. Example layout for the CD74HCT125



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation see the following:

- HCMOS Design Considerations
- CMOS Power Consumption and CPD Calculation
- · Designing with Logic

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 29-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/			Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CD54HCT125F3A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HCT125F3A
CD54HCT125F3A.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HCT125F3A
CD74HCT125E	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT125E
CD74HCT125E.A	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT125E
CD74HCT125M	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-55 to 125	HCT125M
CD74HCT125M96	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HCT125M
CD74HCT125M96.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT125M
CD74HCT125M96E4	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT125M
CD74HCT125M96E4.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT125M
CD74HCT125MT	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-55 to 125	HCT125M

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 29-May-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HCT125, CD74HCT125:

Catalog : CD74HCT125

• Military : CD54HCT125

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HCT125M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD74HCT125M96E4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 24-Jul-2025



*All dimensions are nominal

	Device	evice Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	CD74HCT125M96	SOIC	D	14	2500	353.0	353.0	32.0	
ĺ	CD74HCT125M96E4	SOIC	D	14	2500	353.0	353.0	32.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HCT125E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HCT125E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HCT125E.A	N	PDIP	14	25	506	13.97	11230	4.32
CD74HCT125E.A	N	PDIP	14	25	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated