

Technical documentation



Support & training



CD54HC273, CD74HC273 CD54HCT273, CD74HCT273 SCHS174C – FEBRUARY 1998 – REVISED JANUARY 2022

CDx4HC(T)273 High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset

1 Features

- · Common clock and asynchronous controller reset
- Positive edge triggering
- Buffered inputs
- Fanout (over temperature range)
 - Standard outputs: 10 LSTTL loads
 - Bus driver outputs: 15 LSTTL loads
- Wide operating temperature range: -55°C to 125°C
- · Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL Logic ICs
- HC types:
 - 2 V to 6 V operation
 - High noise immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V
- HCT types:
 - 4.5 V to 5.5 V operation
 - Direct LSTTL input logic compatibility, V_{IL} = 0.8 V (max), V_{IH} = 2 V (min)
 - CMOS input compatibility, $I_I \le 1 \ \mu A$ at V_{OL}, V_{OH}


2 Description

The 'HC273 and 'HCT273 high speed octal D-Type flip-flops with a direct clear input are manufactured with silicon-gate CMOS technology. They possess the low power consumption of standard CMOS integrated circuits.

Information at the D input is transferred to the Q outputs on the positive-going edge of the clock pulse. All eight flip-flops are controlled by a common clock (CLK) and a common reset ($\overline{\text{CLR}}$). Resetting is accomplished by a low voltage level independent of the clock. All eight Q outputs are reset to a logic 0.

Device Information									
PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)							
CD54HC273F	CDIP (20)	26.92 mm × 6.92 mm							
CD74HC273M	SOIC (20)	12.80 mm × 7.50 mm							
CD74HC273E	PDIP (20)	25.40 mm × 6.35 mm							
CD74HCT273M	SOIC (20)	12.80 mm × 7.50 mm							
CD74HCT273	PDIP (20)	25.40 mm × 6.35 mm							

 For all available packages, see the orderable addendum at the end of the data sheet.



Functional Block Diagram



Page

Table of Contents

1 Features 2 Description	1
4 Pin Configuration and Functions	
5 Specifications	4
5.1 Absolute Maximum Ratings	4
5.2 Recommended Operating Conditions	4
5.3 Thermal Information	4
5.4 Electrical Characteristics	5
5.5 Prerequisite for Switching Characteristics	6
5.6 Switching Characteristics	7
6 Detailed Description	8
6.1 Overview	8
6.2 Functional Block Diagram	

6.3 Device Functional Modes	8
7 Parameter Measurement Information	9
8 Power Supply Recommendations	.11
9 Layout	11
9.1 Layout Guidelines	11
10 Device and Documentation Support	12
10.1 Receiving Notification of Documentation Updates	12
10.2 Support Resources	
10.3 Trademarks	12
10.4 Electrostatic Discharge Caution	12
10.5 Glossary	12
11 Mechanical, Packaging, and Orderable	
Information	12

3 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (May 2003) to Revision C (January 2022)

•	Updated the numbering, formatting, tables, figures, and cross-refrences throughout the document to reflect
	modern data sheet standards1
•	Updated pin names to match current TI naming conventions. MR is now CLR, Q0 is now 1Q, D0 is now 1D,
	D1 is now 2D, Q1 is now 2Q, Q2 is now 3Q, D2 is now 3Q, D3 is now 4D, Q3 is now 4Q, CP is now CLK, Q4
	is now 5Q, D4 is now 5D, D5 is now D6, Q5 is now 6Q, Q6 is now 7Q, D6 is now 7D, D7 is now 8D, Q7 is
	now 8Q1



4 Pin Configuration and Functions



J, DW or N package 20-Pin CDIP, PDIP or SOIC Top View



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		- 0.5	7	V
I _{IK}	Input clamp diode current	For $V_1 < -0.5$ V or $V_1 > V_{CC} + 0.5$ V		±20	mA
I _{OK}	Output clamp diode current	For V_O < -0.5 V or V_O > V_{CC} + 0.5 V		±20	mA
I _O	Drain current, per output	For $-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$		±25	mA
I _O	Output source or sink current per output pin	For $V_{\rm O}$ > -0.5 V or $V_{\rm O}$ < $V_{\rm CC}$ + 0.5 V		±25	mA
	Continuous current through V_{CC} or ground current	rent		±50	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature range	- 65	150	°C	
	Lead temperature (Soldering 10s) (SOIC - Lea	id Tips Only)		300	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 Recommended Operating Conditions

			MIN	MAX	UNIT	
T _A	Temperature range		-55	125	°C	
V _{CC}	Supply voltage range	HC types	2	6	V	
		HCT types	4.5	5.5	v	
V _I , V _O	DC input or output voltage		0	V _{CC}	V	
		2 V		1000		
t _t	Input rise and fall time	4.5 V	500		ns	
	6 V			400		

5.3 Thermal Information

		DW (SOIC)	N (PDIP)	
THERMAL METRI	c	20 PINS	20 PINS	UNIT
R _{0JA}	Junction-to-ambient thermal resistance ⁽¹⁾	58	69	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.



5.4 Electrical Characteristics

PARAMETER		METER TEST			25℃		–40°C to	85°C	–55°C to 125°C		UNIT
	FARAMETER	CONDITIONS ⁽²⁾	V _{CC} (V) –	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
нс тү	PES										
	l link laval in sut		2	1.5			1.5		1.5		
VIH	High level input voltage		4.5	3.15			3.15		3.15		V
			6	4.2			4.2		4.2		
	Land Land Summe		2			0.5		0.5		0.5	
VIL	Low level input voltage		4.5			1.35		1.35		1.35	V
	3		6			1.8		1.8		1.8	
	High level output	I _{OH} = – 20 μA	2	1.9			1.9		1.9		
	voltage	I _{OH} = – 20 μA	4.5	4.4			4.4		4.4		V
V _{ОН}	CMOS loads	I _{OH} = – 20 μA	6	5.9			5.9		5.9		
• OH	High level output	I _{OH} = – 4 mA	4.5	3.98			3.84		3.7		
	voltage TTL loads	I _{OH} = – 5.2 mA	6	5.48			5.34		5.2		V
	Low level output	I _{OL} = 20 μA	2			0.1		0.1		0.1	
	voltage	I _{OL} = 20 μA	4.5			0.1	-	0.1	-	0.1	V
~	CMOS loads	I _{OL} = 20 μA	6			0.1		0.1		0.1	
V _{OL}	Low level output	I _{OL} = 4 mA	4.5			0.26		0.33		0.4	
	voltage TTL loads	I _{OL} = 5.2 mA	6			0.26		0.33		0.4	V
1	Input leakage current	V _I = V _{CC} or GND	6			±0.1		±1		±1	mA
lcc	Quiescent device current	$V_{I} = V_{CC}$ or GND	6			8		80		160	mA
нст т	YPES	1				1		I		1	
V _{IH}	High level input voltage		4.5 to 5.5	2			2		2		V
V _{IL}	Low level input voltage		4.5 to 5.5			0.8		0.8		0.8	V
.,	High level output voltage CMOS loads	I _{OH} = – 20 μA	4.5	4.4			4.4		4.4		
V _{OH}	High level output voltage TTL loads	I _{OH} = – 4 mA	4.5	3.98			3.84		3.7		V
	Low level output voltage CMOS loads	I _{OL} = 20 μΑ	4.5			0.1		0.1		0.1	
V _{OL}	Low level output voltage TTL loads	I _{OL} = 4 mA	4.5			0.26		0.33		0.4	V
l	Input leakage current	$V_{I} = V_{CC}$ or GND	5.5			±0.1		±1		±1	μA
сс	Quiescent device current	$V_{I} = V_{CC}$ or GND	5.5			8		80		160	μA



5.4 Electrical Characteristics (continued)

	PARAMETER	TEST	V 00		25°C		–40°C to	85℃	–55°C to	125℃	UNIT
ſ		CONDITIONS ⁽²⁾	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		CLR input held at V _{CC} −2.1	4.5 to 5.5		100	540		675		735	μA
ΔI _{CC} ⁽¹⁾	Additional quiescent device current per input pin	Data inputs held at V _{CC} –2.1	4.5 to 5.5		100	144		180		196	μΑ
		CLK inputs held at V _{CC} –2.1	4.5 to 5.5		100	540		675		735	μΑ

(1) For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8mA. (2) $V_I = V_{IH}$ or V_{IL} , unless otherwise noted.

5.5 Prerequisite for Switching Characteristics

See Parameter Measurement Information

	DADAMETER	V AA		25°C		–40°C to	85°C	–55℃ to ′	125°C	UNIT
PARAMETER		V _{cc} (V) –	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
НС ТҮ	PES								I	
		2	6			5		4		
f _{MAX}	Maximum clock frequency	4.5	30			25		20		MHz
		6	35			29		23		
		2	60			75		90		
t _W	CLR pulse width	4.5	12			15		18		ns
		6	10			13		15		
		2	80			100		120		
t _W	Clock pulse width	4.5	16			20		24		ns
		6	14			17		20		
		2	60			75		70		
t _{SU}	Set-up time data to clock	4.5	12			15		18		ns
		6	10			13		15		
		2	3			3		3		
t _H	Hold time, data to clock	4.5	3			3		3		ns
		6	3			3		3		
		2	50			65		75		
t _{REM}	Removal time, $\overline{\text{CLR}}$ to clock	4.5	10			13		15		ns
		6	9			11		13		
HCT TY	(PES									
f _{MAX}	Maximum clock frequency	4.5	25			20		16		MHz
t _w	CLR pulse width	4.5	12			15		18		ns
t _w	Clock pulse width	4.5	20			25		30		ns
t _{SU}	Set-up time data to clock	4.5	12			15		18		ns
t _H	Hold time, data to clock	4.5	3			3		3		ns
t _{REM}	Removal time, CLR to clock	4.5	10			13		15		ns



5.6 Switching Characteristics

Input t_r, t_f = 6 ns (See Parameter Measurement Information)

	PARAMETER	TEST		25%	0	–40°C to 85°C	–55°C to 125°C	UNIT
		CONDITIONS	V _{cc} (V)	TYP	MAX	MAX	MAX	UNIT
НС ТҮРЕ	s						I	
			2		150	190	225	
	Propagation delay	C _L = 50 pF	4.5		30	38	45	ns
t _{PLH} , t _{PHL}	Clock to output		6		26	30	38	115
		C _L = 15 pF	5	12				
	Dran a nation dalar		2		150	190	225	
t _{PHL}	Propagation delay CLR to output	C _L = 50 pF	4.5		30	38	45	ns
			6		26	30	38	
			2		75	95	110	
t _{TLH} , t _{THL}	Dutput transition time	C _L = 50 pF	4.5		15	19	22	ns
			6		13	16	19	
C _{IN}	Input capacitance				10	10	10	pF
f _{MAX}	Maximum clock frequency	C _L = 15 pF	5	60				MHz
C _{PD}	Power dissipation capacitance ^{(1) (2)}		5	25				pF
НСТ ТҮР	ES							
+ +	Propagation delay,	C _L = 50 pF	4.5		30	38	45	ns
t _{PLH} , t _{PHL}	Clock to output	C _L = 15 pF	5	12				115
t _{PHL}	Propagation delay, CLR to output	C _L = 50 pF	4.5		32	40	48	ns
t _{TLH} , t _{THL}	Output transition time	C _L = 50 pF	4.5		15	19	22	ns
C _{IN}	Input capacitance				10	10	10	pF
f _{MAX}	Maximum clock frequency	C _L = 15 pF	5	50				MHz
C _{PD}	Power dissipation capacitance ^{(1) (2)}		5	25				pF

(1)

 C_{PD} is used to determine the dynamic power consumption, per flip-flop. $P_D = C_{PD} V_{CC} {}^2 f_i + \Sigma (C_L V_{CC} {}^2 + f_0)$ where f_i = input frequency, f_O = output frequency, C_L = output load capacitance, V_{CC} = supply voltage. (2)




6 Detailed Description

6.1 Overview

The 'HC273 and 'HCT273 high speed octal D-Type flip-flops with a direct clear input are manufactured with silicon-gate CMOS technology. They possess the low power consumption of standard CMOS integrated circuits.

Information at the D input is transferred to the Q outputs on the positive-going edge of the clock pulse. All eight flip-flops are controlled by a common clock (CLK) and a common reset (CLR). Resetting is accomplished by a low voltage level independent of the clock. All eight Q outputs are reset to a logic 0.

6.2 Functional Block Diagram



6.3 Device Functional Modes

Table 6-1. Truth Table⁽¹⁾

	INPUTS								
RESET (CLR)	CLOCK CLK	DATA D _n	Q						
L	Х	Х	L						
Н	↑ (Н	Н						
Н	↑ (L	L						
Н	L	Х	Q ₀						

(1) H = high voltage level, L = low voltage level, X = don't care, ↑ = transition from low to high level, Q0 = level before the indicated steady-state input conditions were established




7 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_t < 6 ns.

For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1) C_L includes probe and test-fixture capacitance.






Figure 7-2. Voltage Waveforms, Standard CMOS Inputs Pulse Duration





Figure 7-3. Voltage Waveforms, Standard CMOS Inputs Setup and Hold Times



 (1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd}.
 Figure 7-4. Voltage Waveforms, Propagation Delays for Standard CMOS Inputs






Figure 7-5. Voltage Waveforms, Input and Output Transition Times for Standard CMOS Inputs


CD54HC273, CD74HC273 CD54HCT273, CD74HCT273 SCHS174C – FEBRUARY 1998 – REVISED JANUARY 2022














(1) The greater between t_{PLH} and t_{PHL} is the same as $t_{\mathsf{pd}}.$

Figure 7-8. Voltage Waveforms, Propagation Delays for TTL-Compatible Inputs



8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

9 Layout

9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.



10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)	
5962-8772501RA	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8772501RA CD54HCT273F3A	
CD54HC273F	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC273F	
CD54HC273F.A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC273F	
CD54HC273F3A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8409901RA CD54HC273F3A	
CD54HC273F3A.A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	8409901RA CD54HC273F3A	
CD54HCT273F	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HCT273F	
CD54HCT273F.A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HCT273F	
CD54HCT273F3A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8772501RA CD54HCT273F3A	
CD54HCT273F3A.A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8772501RA CD54HCT273F3A	
CD74HC273E	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC273E	
CD74HC273E.A	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC273E	
CD74HC273M	Obsolete	Production	SOIC (DW) 20	-	-	Call TI	Call TI	-55 to 125	HC273M	
CD74HC273M96	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC273M	
CD74HC273M96.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC273M	
CD74HC273M96E4	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC273M	
CD74HCT273E	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT273E	
CD74HCT273E.A	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT273E	
CD74HCT273E.B	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT273E	
CD74HCT273EE4	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT273E	
CD74HCT273M	Obsolete	Production	SOIC (DW) 20	-	-	Call TI	Call TI	-55 to 125	HCT273M	
CD74HCT273M96	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT273M	
CD74HCT273M96.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT273M	

⁽¹⁾ **Status:** For more details on status, see our product life cycle.



PACKAGE OPTION ADDENDUM

11-Aug-2025

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC273, CD54HCT273, CD74HC273, CD74HCT273 :

• Catalog : CD74HC273, CD74HCT273

• Military : CD54HC273, CD54HCT273

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications




Texas

*All dimensions are nominal

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC273M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74HC273M96	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
CD74HCT273M96	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
CD74HCT273M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

25-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC273M96	SOIC	DW	20	2000	356.0	356.0	45.0
CD74HC273M96	SOIC	DW	20	2000	356.0	356.0	45.0
CD74HCT273M96	SOIC	DW	20	2000	356.0	356.0	45.0
CD74HCT273M96	SOIC	DW	20	2000	356.0	356.0	45.0

TEXAS INSTRUMENTS

www.ti.com

25-Jul-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD74HC273E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HC273E.A	N	PDIP	20	20	506	13.97	11230	4.32
CD74HCT273E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HCT273E.A	N	PDIP	20	20	506	13.97	11230	4.32
CD74HCT273E.B	N	PDIP	20	20	506	13.97	11230	4.32
CD74HCT273EE4	N	PDIP	20	20	506	13.97	11230	4.32

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated