

# CDx4ACT08 Quadruple 2-Input Positive-and Gates

## **1** Features

- Inputs are TTL-voltage compatible
- Speed of Bipolar F, AS, and S, with significantly • reduced power consumption
- Balanced propagation delays
- **Buffered** inputs
- ±24mA output drive current • - Fanout to 15 F devices
- · SCR-latchup-resistant CMOS process and circuit design
- Exceeds 2kV ESD protection per MIL-STD-883, method 3015

## 2 Description

The 'ACT08 devices are quadruple 2-input positive-AND gates. These devices perform the Boolean function  $Y = A \cdot B$  in positive logic.

Device	Information
000100	mornation

Borrioo miormation							
PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>	BODY SIZE <sup>(3)</sup>				
	N (PDIP, 14)	19.3mm × 9.4mm	19.3mm × 6.35mm				
CDx4ACT08	D (SOIC, 14)	8.65mm × 6mm	8.65mm × 3.91mm				
	J (CDIP, 14)	19.56mm × 7.9mm	19.56mm × 6.67mm				

- For more information, see Mechanical, Packaging, and (1) Orderable Information.
- The package size (length × width) is a nominal value and (2) includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.



Logic Diagram, Each Gate (Positive Logic)






# **Table of Contents**

1 Features 2 Description	
3 Pin Configuration and Functions	
4 Specifications	4
4.1 Absolute Maximum Ratings	4
4.2 ESD Ratings	4
4.3 Recommended Operating Conditions	
4.4 Thermal Information	4
4.5 Electrical Characteristics	5
4.6 Switching Characteristics	5
4.7 Operating Characteristics	5
5 Parameter Measurement Information	
6 Detailed Description	8
6.1 Functional Block Diagram	<b>8</b>

6.2 Device Functional Modes	8
7 Application and Implementation	9
7.1 Power Supply Recommendations	9
7.2 Layout	9
8 Device and Documentation Support	10
8.1 Documentation Support (Analog)	10
8.2 Receiving Notification of Documentation Updates	10
8.3 Support Resources	10
8.4 Trademarks	
8.5 Electrostatic Discharge Caution	10
8.6 Glossary	
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	10



# **3 Pin Configuration and Functions**



# Figure 3-1. CD54ACT08 J Package, 14-Pin CDIP; CD74ACT08 N or D Packages, 14-Pin PDIP or SOIC (Top View)

	PIN	- I/O	DESCRIPTION
NAME	NO.	_ 1/0	DESCRIPTION
1A	1	Input	Channel 1, Input A
1B	2	Input	Channel 1, Input B
1Y	3	Output	Channel 1, Output Y
2A	4	Input	Channel 2, Input A
2B	5	Input	Channel 2, Input B
2Y	6	Output	Channel 2, Output Y
GND	7		Ground
3Y	8	Output	Channel 3, Output Y
3A	9	Input	Channel 3, Input A
3B	10	Input	Channel 3, Input B
4Y	11	Output	Channel 4, Output Y
4A	12	Input	Channel 4, Input A
4B	13	Input	Channel 4, Input B
V <sub>CC</sub>	14	_	Positive Supply

#### Table 3-1. Pin Functions



## 4 Specifications

## 4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MI	N MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6	V
I <sub>IK</sub> <sup>(2)</sup>	Input clamp current	(V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> )		±20	mA
I <sub>OK</sub> <sup>(2)</sup>	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±50	mA
I <sub>O</sub>	Continuous output current	$(V_0 = 0 \text{ to } V_{CC})$		±50	mA
	Continuous current through $V_{CC}$ or GND			±100	mA
T <sub>stg</sub>	Storage temperature range		-65°C	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### 4.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD Classification Level 2	±2000	V

(1) AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 4.3 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		T <sub>A</sub> = 25 °C		T <sub>A</sub> = 25 °C		T <sub>A</sub> = 25 °C		T <sub>A</sub> = 25 °C		T <sub>A</sub> = 25 °C		T <sub>A</sub> = 25 °C		T <sub>A</sub> = 25 °C		T <sub>A</sub> = 25 °C		T <sub>A</sub> = 25 °C		T <sub>A</sub> = 25 °C		T <sub>A</sub> = 25 °C		T <sub>A</sub> = 25 °C		T <sub>A</sub> = 25 °C		T <sub>A</sub> = 25 °C		T <sub>A</sub> = 25 °C		T <sub>A</sub> = 25 °C		T <sub>A</sub> = 25 °C -40°C TO 85°C		-	−55°C TO 125°C		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX																																	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	4.5	5.5	V																																
V <sub>IH</sub>	High-level input voltage	2		2		2		V																																
VIL	Low-level input voltage		0.8		0.8		0.8	V																																
VI	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V																																
Vo	Output voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V																																
I <sub>OH</sub>	High-level output current		-24		-24		-24	mA																																
I <sub>OL</sub>	Low-level output current		24		24		24	mA																																
Δt/Δv	Input transition rise or fall rate		10		10		10	ns/V																																

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### **4.4 Thermal Information**

		CD74/	ACT08	
	THERMAL METRIC <sup>(1)</sup>	N (PDIP)	D (SOIC)	UNIT
		14 PINS	14 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	80	119.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## 4.5 Electrical Characteristics

PARAMETER	TEST CONDITIONS		V <sub>cc</sub>	T <sub>A</sub> = 25 °C	−40°C TO 85°C	−55°C TO 125°C	UNIT
				MIN MAX	MIN MAX	MIN MAX	
		I <sub>OH</sub> = -50 μA	4.5 V	4.4	4.4	4.4	
N/	$V_{I} = V_{IH} \text{ or } V_{IL}$	I <sub>OH</sub> = −24 mA	4.5 V	3.94	3.8	3.7	V
V <sub>OH</sub>		$I_{OH} = -50 \text{ mA}^{(1)}$	5.5 V			3.85	V
		$I_{OH} = -75 \text{ mA}^{(1)}$	5.5 V		3.85		
		I <sub>OL</sub> = 50 μA	4.5 V	0.1	0.1	0.1	
	$V_{I} = V_{IH} \text{ or } V_{IL}$	I <sub>OL</sub> = 24 mA	4.5 V	0.36	0.44	0.5	v
V <sub>OL</sub>		$I_{OL} = 50 \text{ mA}^{(1)}$	5.5 V			1.65	
		$I_{OL} = 75 \text{ mA}^{(1)}$	5.5 V		1.65		
l <sub>l</sub>	$V_{I} = V_{CC}$ or GND		5.5 V	±0.1	±1	±1	μA
I <sub>CC</sub>	$V_{I} = V_{CC}$ or GND,	I <sub>O</sub> = 0	5.5 V	4	40	80	μA
ΔI <sub>CC</sub>	$V_{I} = V_{CC} - 2.1 V$		4.5 V to 5.5 V	2.4	2.8	3	mA
C <sub>i</sub>				10	10	10	pF

over recommended operating free-air temperature range (unless otherwise noted)

(1) Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.

# Table 4-1. Act Input Load<br/>TableINPUTUNIT LOADA or B0.3

#### 4.6 Switching Characteristics

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V,  $C_L$  = 50 pF (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	ARAMETER FROM (INPUT) TO (OUTPUT)		−40°C 1 85°C		−55 °C 125°		UNIT
FARAMETER		10 (001701)	MIN	MA X	MIN	МАХ	UNIT
t <sub>PLH</sub>	A or B	V	3.3	11.7	3.2	12.9	
t <sub>PHL</sub>	AUB	T	3.3	11.7	3.2	12.9	ns


## 4.7 Operating Characteristics

 $V_{CC} = 5 V, T_A = 25^{\circ}C$ 

	PARAMETER	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	50	pF



#### **5** Parameter Measurement Information



- D. For clock inputs, f<sub>max</sub> is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- G.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- H.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .

#### Figure 5-1. Load Circuit and Voltage Waveforms

TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open



TEST	S1
t <sub>PLZ</sub> /t <sub>PZL</sub>	2 × V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND



## **6** Detailed Description

## 6.1 Functional Block Diagram



Figure 6-1. Logic Diagram, Each Gate (Positive Logic)

## **6.2 Device Functional Modes**

Table 6-1. Function Table (Each Gate)								
INP	UTS	OUTPUT Y						
Α	В	OUTFOLL						
Н	Н	Н						
L	Х	L						
Х	L	L						



## 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 7.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V<sub>CC</sub> terminal should have a bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in *Example Layout for the CD74ACT08*.

#### 7.2 Layout

#### 7.2.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

#### 7.2.2 Layout Example




Figure 7-1. Example Layout for the CDx4ACT08



## 8 Device and Documentation Support

## 8.1 Documentation Support (Analog)

#### 8.1.1 Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
CD54ACT08	Click here	Click here	Click here	Click here	Click here
CD74ACT08	CD74ACT08 Click here		Click here	Click here	Click here

#### 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision B (June 2002) to Revision C (August 2024)	Page
•	Added Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, De	vice
	Functional Modes, Application and Implementation section, Device and Documentation Support section	, and
	Mechanical, Packaging, and Orderable Information section	1
•	Updated RθJA value: D = 86 to 119.9, all values in °C/W	4

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



#### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CD54ACT08F3A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54ACT08F3A
CD54ACT08F3A.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54ACT08F3A
CD74ACT08E	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74ACT08E
CD74ACT08E.A	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74ACT08E
CD74ACT08M	Obsolete	Production	SOIC (D)   14	-	-	Call TI	Call TI	-55 to 125	ACT08M
CD74ACT08M96	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU   NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT08M
CD74ACT08M96.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT08M
CD74ACT08M96G4.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	ACT08M

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD54ACT08, CD74ACT08 :

• Catalog : CD74ACT08

• Military : CD54ACT08

NOTE: Qualified Version Definitions:

#### • Catalog - TI's standard catalog product


• Military - QML certified for Military and Defense Applications



www.ti.com

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74ACT08M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD74ACT08M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

23-May-2025



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74ACT08M96	SOIC	D	14	2500	353.0	353.0	32.0
CD74ACT08M96	SOIC	D	14	2500	356.0	356.0	35.0

## TEXAS INSTRUMENTS

www.ti.com

23-May-2025

## TUBE



# - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74ACT08E	N	PDIP	14	25	506	13.97	11230	4.32
CD74ACT08E	N	PDIP	14	25	506	13.97	11230	4.32
CD74ACT08E.A	N	PDIP	14	25	506	13.97	11230	4.32
CD74ACT08E.A	N	PDIP	14	25	506	13.97	11230	4.32

# **D0014A**



# **PACKAGE OUTLINE**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



# D0014A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0014A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **GENERIC PACKAGE VIEW**

# CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# J0014A



# **PACKAGE OUTLINE**

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
  Falls within MIL-STD-1835 and GDIP1-T14.



# J0014A

# **EXAMPLE BOARD LAYOUT**

# CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated