

Data sheet acquired from Harris Semiconductor SCHS087D - Revised October 2003

# **CMOS Dual Binary to 1 of 4 Decoder/Demultiplexers**

High-Voltage Types (20-Volt Rating) CD4555B: Outputs High on Select CD4556B: Outputs Low on Select

■ CD4555B and CD4556B are dual one-of-four decoders/demultiplexers. Each decoder has two select inputs (A and B) an Enable input (E), and four mutually exclusive outputs. On the CD4555B the outputs are high on select; on the CD4556B the outputs are low on select.

When the Enable input is high, the outputs of the CD4555B remain low and the outputs of the CD4556B remain high regardless of the state of the select inputs A and B. The CD4555B and CD4556B are similar to types MC14555 and MC14556, respectively.


The CD4555B and CD4556B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastics packages (E suffix), and 16-lead small-outline packages (M, M96, and MT suffixes). The CD4555B is also supplied in 16-lead small-outline packages (NSR suffix) and 16-lead thin shrink small-outline packages (PW and PWR suffixes.)

#### Features:


- Expandable with multiple packages
- Standard, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range):  $1 \text{ V at. V}_{DD} = 5 \text{ V}$

2 V at V<sub>DD</sub> = 10 V

- 2.5 V at V<sub>DD</sub> = 15 V 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices" Applications
- Decoding ■ Code conversion
- Demultiplexing (using Enable input as a data input)
- Memory chip-enable selection
- Function selection



**CD4555B, CD4556B Types** 



#### RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.


CHARACTERISTIC	V <sub>DD</sub>	MIN.	MAX.	UNITS
Supply Voltage Range (For T <sub>A</sub> = Full Package Temp. Range)	_	3	18	<b>v</b>

#### MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD) Voltages referenced to VSS Terminal) ......-0.5V to +20V


INPUT VOLTAGE RANGE, ALL INPUTS ......-0.5V to V<sub>DD</sub> +0.5V DC INPUT CURRENT, ANY ONE INPUT ...... ±10mA POWER DISSIPATION PER PACKAGE (PD): For T<sub>A</sub> = -55°C to +100°C ...... 500mW For TA = +100°C to +125°C ...... Derate Linearity at 12mW/°C to 200mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR

OPERATING-TEMPERATURE RANGE (TA) .....-55°C to +125°C STORAGE TEMPERATURE RANGE (Tsig) .....-65°C to +150°C LEAD TEMPERATURE (DURING SOLDERING):

#### TERMINAL ASSIGNMENTS



#### CD4556B



CD4555B

#### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONE	MOITIC	IS	LIMI	TS AT	INDICA	red te	MPERA	ATURES	(°C)	UNITS
ISTIC	v <sub>o</sub>	VIN	V <sub>DD</sub>		,				+25		1
	(V).	(V)	(V)	-55	40	+85	+125	Min.	Typ.	Max.	
Quiescent Device	_ ; ]	0,5	-5	5	5	150	150	_	. 0.04	5	
Current,	-	0,10	10	10	10	300	300	न्द्रमः	0.04	10	μΑ
IDD Max.		0,15	15	20	20	600	600	177	0.04	20	μΑ.
	_	0,20	20	100	100	3000	3000	ر دانها پورا	0.08	100	N 50
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	<b>1</b> } .	- 1: -	5, 5
(Sink) Current	Q.5	0,10	10	1.6	1.5	1.1	0.9	1.3	. 2.6	: :-	A - 18
IOL Min.	∴ 1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	, - <u>, -</u>	]
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
(Source)	2.5	0,5	5	-2	-1.8	1.3	-1.15	-1.6	-3.2	-	
Current, IOH-Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	1	
	13.5	0,15	15	-4.2	-4	-2.8	2.4	-3.4	-6.8		- × -
Output Voltage:	· –	0,5	5		0	.05			0	0.05	
Low-Level, VOI Max.	-	0,10	10		0	.05	100		0	0.05	
AOL Max.		0,15	15		0	.05			0	0.05	l v
Output Voltage:		0,5	5		4	.95		4.95	5	- 7	
High-Level,	-	0,10	10		9	.95		9,95	10		
VOH Min.		0,15	15		14	1.95	-	14.95	15	_	
Input Low	0.5,4.5	-	5		1	1.5		_	_	1.5	
Voltage,	1,9		10			3			<u> </u>	3	
VIL Max.	1.5,13.5	-	15			4		-	_	4	
Input High	0.5,4.5	_	5		3	3.5		3.5			
Voltage,	1,9	_	10			7		7			
VIH Min.	1.5,13.5	_	15			11		11	_	_	
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 <sup>-5</sup>	±0.1	μА

# DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A$ = 25° C; Input $t_p$ , $t_f$ = 20 ns, $C_L$ = 50 pF, $R_L$ = 200 K $\Omega$

	TEST COND	ITIONS	LIM	ITS	
CHARACTERISTIC		V <sub>DD</sub> Volts	TYP.	MAX.	UNITS
Propagation Delay Time, tpHL,		5	220	440	
A or B Input to <sup>t</sup> PLH		10	95	190	ns
Any Output		15	70	140	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		5	200	400	
E Input to Any		10	85	170	ns
Output		15	65	130	, .
		5	100	200	
Transition Time t <sub>THL</sub> , t <sub>TLH</sub>		10	50	100	ns
4 1 4 4 7		15	40	80	
Input Capacitance CIN	Any Input	·	5	7.5	ρF




Fig. 1 — Typical output low (sink) current characteristics.




Fig. 2 — Minimum output low (sink) current characteristics.




Fig. 3 - Typical output high (source) current characteristics.




Fig. 4 — Minimum output high (source) current characteristics.

3-336




Fig. 5 — CD4556B logic diagram (1 of 2 identical circuits).

# 

Fig. 6 — CD4555B logic diagram (1 of 2 identical circuits).

#### **TRUTH TABLE**

INF ENABLE	UTS SEL	.ECT			JTPL D455		OUTPUTS CD4556B			
Ē	Α	O3	Q2	Q1	QO	<u>03</u>	02	Ωī	00	
0	0	0	0	0	0	1	1	1	1	0
0	0	1	0	0	1	0	1	1	0	1
0	1 -	0	0	1	0	0	1	0	1	1
0	1	1	1	0	0	0	0	1	1	1 %
1	Х	х	0	0	0	0	1	1	1	1

X = DON'T CARE

LOGIC 1 ≡ HIGH LOGIC 0 ≡ LOW




Fig. 7 — Typical propagation delay time vs. load capacitance (A or B input to any output).




Fig. 8 — Typical propagation delay time vs., load capacitance (E input to any output).




Fig. 9 — Typical propagation delay time vs. supply voltage.




Fig. 10 - Typical transition time vs. load capacitance.




Fig. 11 — Typical dynamic power dissipation vs. frequency.




Fig. 12 — Quiescent device current test circuit.




Fig. 13 — Input voltage test circuit.




Fig. 14 - Input current test circuit.




Fig. 15 — CD45558 B input to Q3 output dynamic signal waveforms.




Fig. 16 - CD4556B B input to Q3 output dynamic signal waveforms.




Fig. 17 — CD45558 E input to Q3 output dynamic signal waveforms.






Fig. 18 - CD45568 E input to Q3 output dynamic signal waveforms.



SEL			OUTI	PUTS	
В	Α	000	Q1	02	Q3
0	0	DATA	.0.	. 0	. 0
0	1	. 0	DATA	0	0
1	0	0	0	DATA	0
1:	1	0	0	0	DATA

Fig. 19 — 1 of 4 line data demultiplexer usin CD4555B.



				TR	UTI	H T	AB	LE			
	IN	PUT	S			Q	DU.	TPL			
	С	В	Α	0	1	2	3	4	5	6	7
	0	0	0	1	0	0	0	0			0
	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
- 1	. 0	1	1	0	0	0	1	0	0	0	0
-1	1	0	0	0	0	0	0	1	0	0	0
	1	0	1	0	0	0	0	0	1	0	0
	1	1	0	0	0	0	0	0	0	1	0
	1	1	1	0	0	0	0	0	0	0	1

Fig. 20 - 1-of-8 decoder using CD45558.






Fig. 21 — 1-of-16 decoder using CD4555B and CD4556B.





DIMENSIONS AND PAD LAYOUT FOR CD4555BH.

DIMENSIONS AND PAD LAYOUT FOR CD4556BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10<sup>-3</sup> inch).

29-May-2025 www.ti.com

### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
7704701EA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7704701EA CD4555BF3A
7704801EA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7704801EA CD4556BF3A
CD4555BE	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4555BE
CD4555BE.A	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4555BE
CD4555BEE4	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4555BE
CD4555BF3A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7704701EA CD4555BF3A
CD4555BF3A.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7704701EA CD4555BF3A
CD4555BM	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-55 to 125	CD4555BM
CD4555BM96	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4555BM
CD4555BM96.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4555BM
CD4555BMT	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-55 to 125	CD4555BM
CD4555BNSR	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4555B
CD4555BNSR.A	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4555B
CD4555BPW	Obsolete	Production	TSSOP (PW)   16	-	-	Call TI	Call TI	-55 to 125	CM555B
CD4555BPWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM555B
CD4555BPWR.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM555B
CD4555BPWRG4	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM555B
CD4556BE	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4556BE
CD4556BE.A	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4556BE
CD4556BF	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD4556BF
CD4556BF.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD4556BF
CD4556BF3A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7704801EA CD4556BF3A
CD4556BF3A.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7704801EA CD4556BF3A
CD4556BM	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-55 to 125	CD4556BM
CD4556BM96	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4556BM

29-May-2025

www.ti.com

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
CD4556BM96.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4556BM
CD4556BMT	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-55 to 125	CD4556BM

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD4555B, CD4555B-MIL, CD4556B, CD4556B-MIL:

- Catalog: CD4555B, CD4556B
- Military: CD4555B-MIL, CD4556B-MIL

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 29-May-2025

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4555BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4555BNSR	SOP	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4555BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4556BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



www.ti.com 23-May-2025



#### \*All dimensions are nominal

	7 III GIITTOTTOTOTTO GITO TTOTTIITTGI							
	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	CD4555BM96	SOIC	D	16	2500	340.5	336.1	32.0
ı	CD4555BNSR	SOP	NS	16	2000	356.0	356.0	35.0
ı	CD4555BPWR	TSSOP	PW	16	2000	356.0	356.0	35.0
	CD4556BM96	SOIC	D	16	2500	340.5	336.1	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD4555BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4555BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4555BE.A	N	PDIP	16	25	506	13.97	11230	4.32
CD4555BE.A	N	PDIP	16	25	506	13.97	11230	4.32
CD4555BEE4	N	PDIP	16	25	506	13.97	11230	4.32
CD4555BEE4	N	PDIP	16	25	506	13.97	11230	4.32
CD4556BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4556BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4556BE.A	N	PDIP	16	25	506	13.97	11230	4.32
CD4556BE.A	N	PDIP	16	25	506	13.97	11230	4.32



SOP



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



#### NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# D (R-PDS0-G16)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated