

## CMOS BCD-to-Seven-Segment Latch/Decoder/Driver For Liquid-Crystal Displays


High-Voltage Types (20-Volt Rating)

#### Features:

- Display blanking of all illegal input combinations
- Latch storage of code
- Capability of driving two low power TTL loads, two HTL loads, or one low power Schottky load over the full rated-temperature range
- Pin-for-pin replacement for the CD4056B (with pin 7 tied to V<sub>SS</sub>)
- Direct LED driving capability

CD4543B is a BCD-to-seven segment latch/decoder/driver designed primarily for liquid-crystal display (LCD) applications. It is also capable of driving light emitting diode (LED), incandescent, gas-discharge, and fluorescent displays. This device is functionally similar to and serves as direct replacement for the CD4056B when pin 7 is connected to  $V_{SS}$ . It differs from the CD4056B in that it has a display blanking capability instead of a level-shifting function and requires only one power supply. When the CD4056B is used in the level shifting mode, two power supplies are required. When the CD4543B is used for LCD applications, a square wave must be applied to the PHASE input and the backplane of the LCD device. For LED applications a logic 0 is required at the PHASE input for common-cathode devices; a logic 1 is required for commonanode devices (see truth table).

The CD4543B is supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).



- 100% tested for guiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range)= 1 V at V<sub>DD</sub>=5 V

- = 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

#### **Applications:**

- Instrument display driver
- Dashboard display driver
- Computer/calculator display driver
- Timing device driver (clocks, watches, timers)




Fig. 1 - BCD-to-seven-segment latch/decoder/driver CD4543B logic circuit diagram.

#### RECOMMENDED OPERATING CONDITIONS at TA=25°C, Unless Otherwise Specified

÷

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


		Lik		
CHARACTERISTIC	Limits        VDD      MIN.      TYP.        -      3      18        5      250      125        10      100      50        15      80      40        5      60      15        10      20      -5        15      10      -5			UNITS
Supply-Voltage Range (For TA=Full Package-Temperature Range)		3	- 18	V
	5	250	125	1
Latch Disable Pulse Width twH	10	100	50	1.1
	15	80	40	<b>j</b>
	5	60	15	
Minimum Data Setup Time tSU	10	20	-5	ns
	15	10	-5	
	5	25	-5	]
Minimum Data Hold Time t <sub>H</sub>	10	20	10	
	15	20	10	1


r


#### **STATIC ELECTRICAL CHARACTERISTICS**

CHARAC-	ner an	СО	NDITION	ITIONS LIMITS AT INDICATED TEMPERATURES (°C)												
TERISTIC		Vo	VIN	VDD			<u> </u>	1		+25		UNITS				
	1 	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	1				
Quiescent			0, 5	5	5	5	150	150	-	0.04	5	÷.				
Device	n me La companya da sera	<u>62</u>	0,10	10	10	10	300	300	—	0.04	10	ء سري جين				
Current	IDD	land -	0,15	15	20	20	600	600	_	0.04	20	μA				
Max.		-	0,20	20	100	100	3000	3000	_	0.08	100					
Output Low (Sink)		0.4	0, 5	5	0.64	0.61	0.42	0.36	0.51	1	_					
Current	1 mil	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	—					
Min.	IOL	1.5	0,15	. 15	4.2	4	2.8	2.4	3.4	6.8	-					
Output High		4.6	0, 5	. 5	-0.46	-0.44	-0.30	-0.26	-0.37	-0.75		mA				
(Source)		2.5	0, 5	5	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	—					
Current	IOH-	9.5	0,10	10	-0.98	-0.92	-0.68	-0.55	-0.8	-1.6	—					
Min.		13.5	0,15	15	-3.33	-3.18	-2.2	-1.9	-2.7	-5.4		_				
Output Voltage:	n National and a	-	0, 5	5	e ·	0.	05		—	0	0.05					
Low-Level	VOL	-	0,10	10		0.	05		—	0	0.05					
Max.			0,15	15		0.	05		—	0	0.05	v				
Output Voltage:			0, 5	5		4.	95		4.95	5	—	. •				
High-Level	Vон	1	0,10	. 10	la la	9.	95	8	9.95	10	—	an a				
Min.		_	0,15	15		14.	95		14.95	15	—					
Input Low		0.5,4.5	1	5		1.	5	· •;		-	1.5					
Voltage	VIL	1, 9	<u> –</u>	10		3	3		-		3					
Max.		1.5,13.5	, ,	15		4	<u>k</u>	1	—	_	4	v				
Input High		0.5,4.5		5	3.5				3.5	_	—	V				
Voltage	∨ін	1, 9		10		7	· .	4	7	_	—	-				
Min.		1.5,13.5	—	15		1	1		11	_	—	_ ]				
Input Current Max.	NI		0,18	18	±0.1	±0.1	±1	±1	CT-1	±10-5	±0.1	μA				

..







A Second Second

DYNAMIC ELECTRICAL	CHARACTERISTICS	at TA=25° C:	Ci =50 pF	input trate=20 ns. Ri	=200 kΩ
				i	

CHARACTERIST	IC	TEST CONDITIONS		LIMITS All Packages				
		V <sub>DD</sub> (V)	MIN.	TYP.	MAX.			
Propagation Delay Time	<sup>t</sup> PHL	5	-	600	1200			
		10	-	200	400			
		15	-	150	300			
		5	—	500	1000			
	<sup>t</sup> PLH	10	—	200	400			
· ·		15		150	300			
Transition Time		5		180	360			
	THE	10	<u> </u>	90	180			
		15	·	65	130			
		5	—	180	360	ns		
	ttlH	10	—	90	180			
		15		65	130			
		5	250	125	-			
Latch Disable Pulse Width	twн	10	100	50	-			
		15	80	40	—			
		5	60	15	-			
Address Setup Time	tsu	10	20	-5				
		15	10	-5	_			
		5	25	-5	-			
Address Hold Time	tH	10	20	10	-			
· · · · · · · · · · · · · · · · · · ·		15	20	10				
Input Capacitance	CIN	Any Input	-	5	7.5	pF		







Fig. 4 - BCD-to-seven-segment latch/decoder/driver functional diagram.









· . ·

			#0h	<u></u>
14	- <b>FRITE</b>	FAMIP	P13R	CD4543B



COMMERCIAL CMOS HIGH VOLTAGE ICs

3-333









Fig. 12 - Input current test circuit.

Fig. 11 - Input voltage test circuit.

Fig. 10 – Quiescent device current test circuit.



Dimensions and pad layout for CD4543BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$ inch).



#### **PACKAGING INFORMATION**

Orderable part number			Lead finish/	MSL rating/	Op temp (°C)	Part marking			
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CD4543BE	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4543BE
CD4543BE.A	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4543BE
CD4543BEE4	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4543BE
CD4543BM	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-55 to 125	CD4543BM
CD4543BM96	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4543BM
CD4543BM96.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4543BM
CD4543BMT	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-55 to 125	CD4543BM
CD4543BNSR	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4543B
CD4543BNSR.A	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4543B
CD4543BPW	Obsolete	Production	TSSOP (PW)   16	-	-	Call TI	Call TI	-55 to 125	CM543B
CD4543BPWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM543B
CD4543BPWR.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM543B

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.



www.ti.com

### PACKAGE OPTION ADDENDUM

23-May-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

www.ti.com

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are no	minal											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4543BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4543BNSR	SOP	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4543BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

### PACKAGE MATERIALS INFORMATION

23-May-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4543BM96	SOIC	D	16	2500	353.0	353.0	32.0
CD4543BNSR	SOP	NS	16	2000	356.0	356.0	35.0
CD4543BPWR	TSSOP	PW	16	2000	356.0	356.0	35.0

### TEXAS INSTRUMENTS

www.ti.com

23-May-2025

### TUBE



### - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD4543BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4543BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4543BE.A	N	PDIP	16	25	506	13.97	11230	4.32
CD4543BE.A	N	PDIP	16	25	506	13.97	11230	4.32
CD4543BEE4	N	PDIP	16	25	506	13.97	11230	4.32
CD4543BEE4	N	PDIP	16	25	506	13.97	11230	4.32

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



## **PW0016A**



### **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



### PW0016A

## **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### PW0016A

## **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



## **NS0016A**



### **PACKAGE OUTLINE**

SOP - 2.00 mm max height

SOP



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



## NS0016A

## **EXAMPLE BOARD LAYOUT**

### SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## NS0016A

## **EXAMPLE STENCIL DESIGN**

### SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated