Data sheet acquired from Harris Semiconductor SCHS070B – Revised June 2003

## CMOS Dual 4-Bit Latch

High-Voltage Types (20-Volt Rating)

■ CD4508B dual 4-bit latch contains two identical 4-bit latches with separate STROBE, RESET, and OUTPUT DISABLE controls. With the STROBE line in the high state, the data on the "D" inputs appear at the corresponding "Q" outputs provided the DISABLE line is in the low state. Changing the STROBE line to the low state locks the data into the latch. A high on the reset line forces the outputs to a low level regardless of the state of the STROBE input. The outputs are forced to the high-impedance state for bus line applications by a high level on the DISABLE input.

The CD4508B types are supplied in 24-lead hermetic dual-in-line ceramic packages (F3A suffix), 24-lead dual-in-line plastic packages (E suffix), 24-lead small-outline packages (M, M96, and NSR suffixes), and 24-lead thin shrink small-outline packages (PW and PWR suffixes).

The CD4508B is similar to industry type MC14508.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)

POWER DISSIPATION PER PACKAGE (PD):

For T<sub>A</sub> = -55°C to +100°C .....

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

LEAD TEMPERATURE (DURING SOLDERING):

#### Features:

- Two independent 4-bit latches
- Individual master reset for each 4-bit latch
- 3-state outputs with high-impedance state for bus line applications
- Medium-speed operation: tpHL = tpLH = 70 ns (typ.) at VDD = 10 V and CL = 50 pF
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25<sup>o</sup>C
- Noise margin (full package-temperature range).=
  - 1 V at V<sub>DD</sub> = 5 V
  - 2 V at V<sub>DD</sub> = 10 V
  - 2.5 V at VDD = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

#### Applications:

- Buffer storage
- Holding registers
- Data storage and multiplexing

OUTPUT	<b></b>	
	OUTPUT	

OIR

3

COMMERCIAL CMOS HIGH VOLTAGE ICs

CD4508B Types

DIB

D28

D38

STROBE

RESET



92C5 - 27494R

FUNCTIONAL DIAGRAM



Fig.3 - Minimum output low (sink) current characteristics.



Fig.4 — Typical output high (source) current characteristics.

Copyright © 2003, Texas Instruments Incorporated

**RECOMMENDED OPERATING CONDITIONS at T<sub>A</sub> = 25°C, Except as Noted.** For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

For T<sub>A</sub> = +100°C to +125°C..... Derate Linearity at 12mW/°C to 200mW

At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max ..... +265°C

	VDD	LIN	ITS	
CHARACTERISTIC	(V)	Min.	Max.	UNITS
Supply-Voltage Range (For TA = Full Package- Temperature Range)		3	18	v
	5	200	-	
Reset Pulse Width, tw(R)	10	140	-	
	15	100	-	
	5	140	_	
Strobe Pulse Width, tW(st)	10	80	-	
	15	70	-	
	5	50	_	115
Setup Time, t <sub>SU</sub>	10	30	- 1	
	15	20	—	
	5	0	-	
Hold Time, t <sub>H</sub>	10	0	- 1	
	15	0	-	

#### 3-245

#### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONE							(°C)	UNITS		
ISTIC	Vo	VIN	VDD						+25		
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Typ.	Max.	
Quiescent Device Current, IDD Max.	-	0,5	5	5	5	150	150	-	0.04	5	
	-	0,10	10	10	10	300	300		0.04	10	l
	-	0,15	15	20	20	600	600		0.04	20	
	. – .	0,20	20	100	100	3000	3000	— <sup>1</sup> .,	0.08	100	ľ
Output Low (Sink! Current IOL Min.	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		
	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	-	1
Output High (Source) Current, LOH Min,	4,6	0,5	5	-0.64	<b>-0.6</b> 1	-0.42	-0.36	-0.51	-1	-	mA
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	<b></b>	
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		
- UH MIN	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	1. 1. <sup>1</sup> . 1
Output Voltage:	-	0,5	5		0	.05			0	0,05	
Low-Level,	_	0,10	10		0	.05		-	0	0.05	
VOL Max.	-	0,15	15		0	.05		-	0	0.05	<b>V</b> 1
Output Voltage:	-	0,5	5		4	.95		4.95	5	-	
High-Level,	-	0,10	10	-	9	.95		9.95	10	-	
VOH Min.	- 1	0,15	15		14	1.95		14.95	15		· · · ·
Input Low	0.5, 4.5	`	5		1	.5		-	-	1.5	11 A. A.
Voltage,	1, 9	·	10			3		<u> </u>	- ing -	3	6 - 4 -
VIL Max.	1.5,13.5	-	15			4		_	-	4	
Input High	0.5, 4.5	-	5		3	3.5		3.5		—	v
Voltage,	1,9		10			7		7	_	_	
VIH Min.	1.5,13.5		15			11		11		-	
Input Current IIN Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10 <sup>-5</sup>	±0.1	μA
3-State Output Leakage Current IOUT Max.	0,18	0,18	18	±0.4	±0.4	±12	±12		±10-4	±0.4	μA





of frequency.

# DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C; Input t<sub>r</sub>, t<sub>f</sub> = 20 ns, C<sub>L</sub> = 50 pF, R<sub>L</sub> = 200 k $\Omega$ , unless otherwise specified.

	TEST		LIA		
CHARACTERISTIC	CONDITIONS	VDD	Тур.	Max.	UNITS
		5	100	200	
Transition Time, tTHL, tTLH		10	50	100	
		15	40	80	
		5	100	200	
Minimum Reset Pulse Width, tw(R)		10	70	140	
		15	50	100	
		5	70	140	1
Minimum Strobe Pulse Width, tw(st)		10	40	80	
		15	35	70	
		5	25	50	
Minimum Setup Time, t <sub>SU</sub>		10	15	30	
		15	10	20	
		5	0	0	
Minimum Hold Time, t <sub>H</sub>		10	0	0	
		15	0	0	
Propagation Delay Times: tous tous		5	130	260	
Strobe to Data Out		10	70	140	
		15	50	100	ns
		5	105	210	
Data In to Data Out		10	60	120	$(1,1) \in \mathcal{F}_{2}$
		15	45	90	
		5	90	180	
Reset to Data Out		10	50	100	
· · · · · · · · · · · · · · · · · · ·		15	40	80	
		5	90	180	
3-State Propagation Delay Times:		10	50	100	
Output High to High Impedance, tPHZ		15	35	70	
		5	90	180	
High Impedance to Output High, tpzu		10	50	100	
		15	35	70	
		5	90	180	
Output Low to High Impedance, to 7		10	50	100	
		15	35	70	
		5	90	180	
High Impedance to Output Low, tpZL		10	50	100	
		15	35	70	
Input Capacitance, CIN	Any Input	-	5	7.5	pF
				. 1	





Fig.9 - Power dissipation test circuit.











Fig. 13 - Input current test circuit.

#### CD4508B Types



Fig. 14 - Output disable test circuit and waveforms.



are derived from the basic inch dimensions as in-dicated. Grid graduations are in mils ( $10^{-3}$  inch).

Chip dimensions and pad layout for CD4508B.



### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CD4508BD3	Active	Production	CDIP SB (JD)   24	15   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD4508BD/3
CD4508BD3.A	Active	Production	CDIP SB (JD)   24	15   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD4508BD/3
CD4508BF3A	Active	Production	CDIP (J)   24	15   TUBE	No	Call TI	N/A for Pkg Type	-55 to 125	CD4508BF3A
CD4508BF3A.A	Active	Production	CDIP (J)   24	15   TUBE	No	Call TI	N/A for Pkg Type	-55 to 125	CD4508BF3A
CD4508BM	Obsolete	Production	SOIC (DW)   24	-	-	Call TI	Call TI	-55 to 125	CD4508BM
CD4508BM96	Active	Production	SOIC (DW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4508BM
CD4508BM96.A	Active	Production	SOIC (DW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4508BM
CD4508BNSR	Active	Production	SOP (NS)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4508B
CD4508BNSR.A	Active	Production	SOP (NS)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4508B
CD4508BPW	Active	Production	TSSOP (PW)   24	60   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM508B
CD4508BPW.A	Active	Production	TSSOP (PW)   24	60   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM508B

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.



www.ti.com

## PACKAGE OPTION ADDENDUM

23-May-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD4508B, CD4508B-MIL :

• Catalog : CD4508B

• Military : CD4508B-MIL

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

Military - QML certified for Military and Defense Applications

www.ti.com

Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4508BM96	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
CD4508BNSR	SOP	NS	24	2000	330.0	24.4	8.3	15.4	2.6	12.0	24.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

23-May-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4508BM96	SOIC	DW	24	2000	350.0	350.0	43.0
CD4508BNSR	SOP	NS	24	2000	367.0	367.0	45.0

### TEXAS INSTRUMENTS

www.ti.com

23-May-2025

### TUBE



### - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD4508BPW	PW	TSSOP	24	60	530	10.2	3600	3.5
CD4508BPW.A	PW	TSSOP	24	60	530	10.2	3600	3.5

## **MECHANICAL DATA**

MCDI004A - JANUARY 1995 - REVISED NOVEMBER 1997

#### **CERAMIC DUAL-IN-LINE PACKAGE**

J (R-GDIP-T\*\*)



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Window (lens) added to this group of packages (24-, 28-, 32-, 40-pin).
- D. This package can be hermetically sealed with a ceramic lid using glass frit.
- E. Index point is provided on cap for terminal identification.



## **PW0024A**



## **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0024A

## **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0024A

## **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## JD (R-CDIP-T\*\*)

## CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE

20 PINS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package is hermetically sealed with a metal lid.
  - D. The terminals are gold plated.
  - E. Falls within MIL STD 1835 CDIP2 T8, T14, T16, T18, T20 and T24 respectively.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated