

Order

Now





SCHS054E-NOVEMBER 1998-REVISED JANUARY 2019

CD4069UB CMOS hex inverter

Technical

Documents

Features 1

- Standardized symmetrical output characteristics
- Medium speed operation: t_{PHI} , $t_{PIH} = 30$ ns at 10 . V (Typical)
- 100% Tested for quiescent current at 20 V .
- Maximum input current of 1 µA at 18 V over full • package-temperature range, 100 nA at 18 V and 25°C
- Meets all requirements of JEDEC tentative • standard No. 13B, Standard Specifications for Description of B Series CMOS Devices

2 Applications

- Logic inversion
- Pulse shaping
- Oscillators
- High-input-impedance amplifiers

3 Description

Tools &

Software

The CD4069UB device consist of six CMOS inverter circuits. These devices are intended for all generalpurpose inverter applications where the mediumpower TTL-drive and logic-level-conversion capabilities of circuits such as the CD4009 and CD4049 hex inverter and buffers are not required.

Support &

Community


20

L	Device Information."						
PART NUMBER	PACKAGE (PINS)	BODY SIZE (NOM)					
CD4069UBE	PDIP (14)	19.30 mm × 6.35 mm					
CD4069UBF	CDIP (14)	19.56 mm × 6.67 mm					
CD4069UBM	SOIC (14)	8.65 mm × 3.91 mm					
CD4069UBNSR	SO (14)	10.30 mm × 5.30 mm					
CD4069UBPW	TSSOP (14)	5.00 mm × 4.40 mm					

Device Information⁽¹⁾

(1) For all available packages, see the orderable addendum at the end of the data sheet.

CD4069UB Functional Diagram








Table of Contents

1	Feat	tures	. 1
2	Арр	lications	. 1
3	Des	cription	. 1
4	Rev	ision History	. 2
5	Pin	Configuration and Functions	. 3
6	Spe	cifications	. 4
	6.1	Absolute Maximum Ratings	. 4
	6.2	ESD Ratings	. 4
	6.3	Recommended Operating Conditions	. 4
	6.4	Thermal Information	. 4
	6.5	Electrical Characteristics – Dynamic	. 5
	6.6	Electrical Characteristics – Static	
	6.7	Typical Characteristics	. 8
7	Para	ameter Measurement Information	. 9
8	Deta	ailed Description	13
	8.1	Overview	13
	8.2	Functional Block Diagram	13

	8.3	Feature Description
	8.4	Device Functional Modes 13
9	Арр	lication and Implementation 14
	9.1	Application Information14
	9.2	Typical Application14
10	Pow	ver Supply Recommendations 16
11	Lay	out16
	11.1	Layout Guidelines 16
		Layout Example 16
12	Dev	ice and Documentation Support 17
	12.1	Device Support 17
	12.2	Documentation Support 17
	12.3	Community Resource 17
	12.4	Trademarks 17
	12.5	Electrostatic Discharge Caution 17
	12.6	Glossary 17
13	Mec Info	hanical, Packaging, and Orderable rmation

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	hanges from Revision D (February 2016) to Revision E	Page
•	Removed artifact "" at t _{PHL} term on the second Features bullet	1
•	Corrected V _I spec MIN/MAX values in the Abs Max Ratings table	4
•	Corrected parameter I _{DD} max term to I _{DD} in the Elec Characteristics table	5
•	Corrected parameter I _{OL} min term to I _{OL} in the Elec Characteristics table	5
•	Corrected parameter V _{OL} max term to V _{OL} in the Elec Characteristics table	6
•	Corrected parameter V_{IL} max term to V_{IL} in the Elec Characteristics table	6
•	Corrected parameter V_{IH} min term to V_{IH} in the Elec Characteristics table	<mark>6</mark>
•	Corrected parameter I _{IN} max term to I _{IN} in the Elec Characteristics table	7
•	Added Y-axis label to Figure 1 image object	8

Changes from Revision C (August 2003) to Revision D


Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section1

Product Folder Links: CD4069UB





5 Pin Configuration and Functions



Pin Functions

P	PIN I/O		DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
А	1	I	A input
В	3	I	B input
С	5	I	C input
D	9	I	D input
E	11	I	E input
F	13	I	F input
$G = \overline{A}$	2	0	G output
$H = \overline{B}$	4	0	H output
$I = \overline{C}$	6	0	I output
$J = \overline{D}$	8	0	J output
$K = \overline{E}$	10	0	K output
$L = \overline{F}$	12	0	L output
V _{DD}	14	_	Positive supply
V _{SS}	7	—	Negative supply

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT	
V_{DD}	DC supply-voltage (voltages referenced to V_{SS}	terminal)	-0.5	20	V	
VI	Input voltage, all inputs		-0.5	V _{DD} + 0.5	V	
I _{IK}	DC input current, any one input		-10	10	mA	
	Dower dissipation per peckage	–55°C to 100°C		500		
P_D	Power dissipation per package	100°C to 125°C	12	200	mW	
	Device dissipation per output transistor Full range (all package types)			100	mW	
	Lead temperature ⁽²⁾			265	°C	
TJ	Junction temperature			150	°C	
T _{stg}	Storage temperature		-65	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) During soldering at distance 1/16 inch \pm 1/32 inch (1.59 mm \pm 0.79 mm) from case for 10 s maximum

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatia discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±500	V
V _(ESD) Electrostatic discharge		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾		V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{DD}	Supply voltage	3	18	V
T _A	Operating temperature	-55	125	°C

6.4 Thermal Information

		CD4069UB					
	THERMAL METRIC ⁽¹⁾	D (SOIC)	J (CDIP)	N (PDIP)	NS (SO)	PW (TSSOP)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	94.9	—	57.9	91.2	122.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	56.4	28.5	45.5	48.8	50.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	49.2	—	37.7	50	63.8	°C/W
ΨJT	Junction-to-top characterization parameter	21.1	—	30.6	15	6.3	°C/W
Ψјв	Junction-to-board characterization parameter	48.9	—	37.6	49.6	63.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics – Dynamic

 T_{A} = 25°C; input $t_{\text{r}},\,t_{\text{f}}$ = 20 ns; C_{L} = 50 pF; R_{\text{L}} = 200 k Ω (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$V_{DD}(V) = 5$		55	110	
t _{PLH} , t _{PHL}	Propagation delay time	$V_{DD}(V) = 10$		30	60	ns
		V _{DD} (V) = 15		25	50	
		$V_{DD}(V) = 5$		100	200	
t _{THL} , t _{TLH}	Transition time	$V_{DD}(V) = 10$		50	100	ns
		V _{DD} (V) = 15		40	80	
C _{IN}	Input capacitance	Any input		10	15	pF

6.6 Electrical Characteristics – Static

 T_{A} = 25°C; input $t_{\text{r}}, t_{\text{f}}$ = 20 ns; C_{\text{L}} = 50 pF; R_{\text{L}} = 200 k Ω (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
			$T_A = -55^{\circ}C$			0.25	
			$T_A = -40^{\circ}C$			0.25	
		V_{IN} = 0V or 5 V , V_{DD} = 5 V	$T_A = 25^{\circ}C$		0.01	0.25	
			$T_A = 85^{\circ}C$			7.5	
			T _A = 125°C			7.5	
			$T_A = -55^{\circ}C$			0.5	
I _{DD}			$T_A = -40^{\circ}C$			0.5	
		$V_{IN} = 0 \text{ or } 10 \text{ V}, \text{ V}_{DD} = 10 \text{ V}$	$T_A = 25^{\circ}C$		0.01	0.5	
			T _A = 85°C			15	
			T _A = 125°C			15	
	Quiescent device current		$T_A = -55^{\circ}C$			1	μA
			$T_A = -40^{\circ}C$			1	
		V _{IN} = 0 or 15 V, V _{DD} = 15 V	$T_A = 25^{\circ}C$		0.01	1	
			T _A = 85°C			30	
			T _A = 125°C			30	
		V _{IN} = 0 or 20 V, V _{DD} = 20 V	$T_A = -55^{\circ}C$			5	
			$T_A = -40^{\circ}C$			5	
			$T_A = 25^{\circ}C$		0.02	5	
			T _A = 85°C			150	
			T _A = 125°C			150	
			$T_A = -55^{\circ}C$	0.64			
			$T_A = -40^{\circ}C$	0.61			
		$V_{O} = 0.4 V, V_{IN} = 5 V, V_{DD} = 5 V$	$T_A = 25^{\circ}C$	0.51	1		
		$v_{DD} = 5 v$	T _A = 85°C	0.42			
			T _A = 125°C	0.36			
			$T_A = -55^{\circ}C$	1.6			
			$T_A = -40^{\circ}C$	1.5			
I _{OL}	Output low (sink) current	$V_{O} = 0.5 V, V_{IN} = 10 V, V_{DD} = 10 V$	$T_A = 25^{\circ}C$	1.3	2.6		mA
		$v_{DD} = 10 v$	T _A = 85°C	1.1			
			T _A = 125°C	0.9			
			$T_A = -55^{\circ}C$	4.2			
			$T_A = -40^{\circ}C$	4			
		$V_{O} = 1.5 \text{ V}, V_{IN} = 15 \text{ V}, V_{DD} = 15 \text{ V}$	$T_A = 25^{\circ}C$	3.4	6.8		
		v ci = dd v	$T_A = 85^{\circ}C$	2.8			
			T _A = 125°C	2.4			I

Copyright © 1998–2019, Texas Instruments Incorporated

SCHS054E - NOVEMBER 1998-REVISED JANUARY 2019

www.ti.com

Electrical Characteristics – Static (continued)

	PARAMETER	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT	
			$T_A = -55^{\circ}C$	-0.64				
			$T_A = -40^{\circ}C$	-0.61				
		$V_{O} = 4.6 V, V_{IN} = 0 V, V_{DD} = 5 V$	$T_A = 25^{\circ}C$	-0.51	-1			
			T _A = 85°C	-0.42				
			T _A = 125°C	-036				
			T _A = -55°C	-2				
			$T_A = -40^{\circ}C$	-1.8				
		$V_{O} = 2.5 V, V_{IN} = 0 V,$ $V_{DD} = 5 V$	T _A = 25°C	-1.6	-3.2			
		VDD - 3 V	T _A = 85°C	-1.3				
			T _A = 125°C	-1.15				
lон	Output high (source) current		T _A = -55°C	-1.6			mA	
			$T_A = -40^{\circ}C$	-1.5				
		$V_{O} = 9.5 V, V_{IN} = 0 V, V_{DD} = 10 V$	T _A = 25°C	-1.3	-2.6			
		VDD = 10 V	T _A = 85°C	-1.1				
			T _A = 125°C	-0.9				
			T _A = -55°C	-4.2				
		V_{O} = 13.5 V, V_{IN} = 0 V, V_{DD} = 15 V	$T_A = -40^{\circ}C$	-4				
			T _A = 25°C	-3.4	-6.8			
			T _A = 85°C	-2.8				
			T _A = 125°C	-2.4				
	Low-level output voltage	V _{IN} = 5 V, V _{DD} = 5 V	T _A = 25°C		0	0.05	V	
			All other temperatures			0.05		
		V _{IN} = 10 V, V _{DD} = 10 V	T _A = 25°C		0	0.05		
V _{OL}			All other temperatures			0.05		
			$T_A = 25^{\circ}C$		0	0.05		
		$V_{IN} = 15 \text{ V}, V_{DD} = 15 \text{ V}$	All other temperatures			0.05		
			T _A = 25°C	4.95	5			
		$V_{IN} = 0 V, V_{DD} = 5 V$	All other temperatures	4.95				
			T _A = 25°C	9.95	10			
V _{ОН}	High-level output voltage	$V_{IN} = 0 \ V, \ V_{DD} = 10 \ V$	All other temperatures	9.95			V	
			$T_A = 25^{\circ}C$	14.95	15			
		$V_{\text{IN}} = 0 \text{ V}, V_{\text{DD}} = 15 \text{ V}$	All other temperatures	14.95				
		$V_{O} = 4.5 \text{ V}, V_{DD} = 5 \text{ V}, \text{ all te}$			1			
√ _{IL}	Input low voltage	$V_0 = 9 V, V_{DD} = 10 V, all te$			2	V		
		$V_0 = 13.5 \text{ V}, V_{DD} = 15 \text{ V}, \text{ al}$			2.5			
		$V_0 = 0.5 \text{ V}, V_{DD} = 5 \text{ V}, \text{ all te}$		4		-		
/ _{IH}	Input high voltage	$V_0 = 1 \text{ V}, V_{DD} = 10 \text{ V}, \text{ all te}$		8			V	
Min mpar mgn voltage		$V_0 = 1.5 \text{ V}, V_{DD} = 15 \text{ V}, \text{ all}$		12.5				



Electrical Characteristics – Static (continued)

 T_{A} = 25°C; input $t_{\text{r}}, t_{\text{f}}$ = 20 ns; C_{\text{L}} = 50 pF; R_{\text{L}} = 200 k Ω (unless otherwise noted)


	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
I _{IN} Input current	$V_{IN} = 0 V$ to 18 V, $V_{DD} = 18 V$	$T_A = -55^{\circ}C$			±01		
		$T_A = -40^{\circ}C$			±01		
		$T_A = 25^{\circ}C$		±10 ⁻⁵	±1	μA	
			T _A = 85°C			±1	
			T _A = 125°C			±1	

TEXAS INSTRUMENTS

CD4069UB SCHS054E – NOVEMBER 1998–REVISED JANUARY 2019


www.ti.com

6.7 Typical Characteristics





Typical Characteristics (continued)



7 Parameter Measurement Information





Figure 10. Schematic Diagram of One of Six Identical Inverters










Figure 12. Noise Immunity Test Circuit







Figure 13. Input Leakage Current Test Circuit



























 $R_f > R_S$

Figure 18. Input Pulse Shaping Circuit




Figure 19. Dynamic Power Dissipation Test Circuit




8 Detailed Description

8.1 Overview

The CD4069UB device has six inverter circuits. The recommended operating range is from 3 V to 18 V. The CD4069UB-series types are supplied in 14-pin hermetic dual-in-line ceramic packages (F3A suffix), 14-pin dual-in-line plastic packages (E suffix), 14-pin small-outline packages (M, MT, M96, and NSR suffixes), and 14-pin thin shrink small-outline packages (PW and PWR suffixes).

8.2 Functional Block Diagram



8.3 Feature Description

CD4069UB has standardized symmetrical output characteristics and a wide operating voltage range from 3 V to 18 V with quiescent current tested at 20 V. This has a medium operation speed of t_{PHL} , t_{PLH} = 30 ns (typical) at 10 V. The operating temperature is from -55°C to 125°C. CB4069B meets all requirements of JEDEC tentative standard No. 13B, *Standard Specifications for Description of B Series CMOS Devices*.

8.4 Device Functional Modes

Table 1 shows the functional modes for CD4069UB.

INPUT A, B, C, D, E, F	OUTPUT G, H, I, J, K, L							
Н	L							
L	Н							

Table 1. Function Table

TEXAS INSTRUMENTS

www.ti.com

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The CD4069UB device has a low input current of 1 μ A at 18 V over full package-temperature range and 100 nA at 18 V, 25°C. This device has a wide operating voltage range from 3 V to 18 V and used in high voltage applications.

9.2 Typical Application




Figure 20. CD4069UB Application

9.2.1 Design Requirements

The CD4069UB device is the industry's highest logic inverter operating at 18 V under recommended conditions. The lower drive capabilities makes it suitable for driving light loads like LED and greatly reduces chances of overshoots and undershoots.

9.2.2 Detailed Design Procedure


The recommended input conditions for Figure 20 includes rise time and fall time specifications (see $\Delta t/\Delta V$ in *Recommended Operating Conditions*) and specified high and low levels (see V_{IH} and V_{IL} in *Recommended Operating Conditions*). Inputs are not overvoltage tolerant and must be below V_{CC} level because of the presence of input clamp diodes to V_{CC}.

The recommended output condition for the CD4069UB application includes specific load currents. Load currents must be limited so as to not exceed the total power (continuous current through V_{CC} or GND) for the device. These limits are located in the *Absolute Maximum Ratings*. Outputs must not be pulled above V_{CC} .



Typical Application (continued)

9.2.3 Application Curves





10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in *Recommended Operating Conditions.*

Each V_{CC} pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μ F capacitor. If there are multiple V_{CC} pins, then TI recommends a 0.01- μ F or 0.022- μ F capacitor for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices, inputs must never float.

In many cases, digital logic device functions or parts of these functions are unused (for example, when only two inputs of a triple-input and gate are used, or only 3 of the 4 buffer gates are used). Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. This rule must be observed under all circumstances specified in the next paragraph.

All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. See the application note, *Implications of Slow or Floating CMOS Inputs* (SCBA004), for more information on the effects of floating inputs. The logic level must apply to any particular unused input depending on the function of the device. Generally, they are tied to GND or V_{CC} (whichever is convenient).

11.2 Layout Example





12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004

12.3 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CD4069UBE	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4069UBE
CD4069UBE.A	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4069UBE
CD4069UBEE4	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4069UBE
CD4069UBF	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD4069UBF
CD4069UBF.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD4069UBF
CD4069UBF3A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD4069UBF3A
CD4069UBF3A.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD4069UBF3A
CD4069UBM	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4069UBM
CD4069UBM.A	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4069UBM
CD4069UBM96	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4069UBM
CD4069UBM96.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4069UBM
CD4069UBMT	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-55 to 125	CD4069UBM
CD4069UBNSR	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4069UB
CD4069UBNSR.A	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4069UB
CD4069UBPW	Obsolete	Production	TSSOP (PW) 14	-	-	Call TI	Call TI	-55 to 125	CM069UB
CD4069UBPWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	CM069UB
CD4069UBPWR.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM069UB
CD4069UBPWRG4.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM069UB
JM38510/17401BCA	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 17401BCA
JM38510/17401BCA.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 17401BCA
M38510/17401BCA	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 17401BCA

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.



29-May-2025

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4069UB, CD4069UB-MIL :

• Catalog : CD4069UB

• Military : CD4069UB-MIL

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications




Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4069UBM96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD4069UBNSR	SOP	NS	14	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
CD4069UBPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

23-May-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4069UBM96	SOIC	D	14	2500	356.0	356.0	35.0
CD4069UBNSR	SOP	NS	14	2000	356.0	356.0	35.0
CD4069UBPWR	TSSOP	PW	14	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

23-May-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD4069UBE	N	PDIP	14	25	506	13.97	11230	4.32
CD4069UBE.A	N	PDIP	14	25	506	13.97	11230	4.32
CD4069UBEE4	N	PDIP	14	25	506	13.97	11230	4.32
CD4069UBM	D	SOIC	14	50	506.6	8	3940	4.32
CD4069UBM.A	D	SOIC	14	50	506.6	8	3940	4.32

D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



PW0014A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0014A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0014A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated