

CD14538B Types

CMOS Dual Precision Monostable Multivibrator

High-Voltage Types (20-Volt Rating)

Features:

- Retriggerable/resettable capability
- Trigger and reset propagation delays
- independent of R_x, C_x
- Triggering from leading or trailing edge
- Q and Q buffered outputs available
- Separate resets
- Replaces CD4538B Type

CD14538B dual precision monostable multivibrator provides stable retriggerable/resettable one-shot operation for any fixed-voltage timing application.

An external resistor (R_x) and an external capacitor (C_x) control the timing and accuracy for the circuit. Adjustment of R_x and C_x provides a wide range of output pulse widths from the Q and Q terminals. The time delay from trigger input to output transition (trigger propagation delay) and the time delay from reset input to output transition (reset propagation delay) are independent of R_x and C_x . Precision control of output pulse widths is achieved through linear CMOS techniques.

Leading-edge-triggering (+TR) and trailing-edge-triggering (-TR) inputs are provided for triggering from either edge of an input pulse. An unused +TR input should be tied to V_{ss}. An unused -TR input should be tied to V_{pD}. A RESET (on low level) is provided for immediate termination of the output pulse or to prevent output pulses when power is turned on. An unused RESET input should be tied to V_{pD}. However, if an entire section of the CD14538B is not used, its inputs must be tied to either V_{pD} or V_{ss}. See Table I.


In normal operation the circuit retriggers (extends the output pulse one period) on the application of each new trigger pulse. For operation in the non-retriggerable mode, \overline{Q} is connected to -TR when leading-edge triggering (+TR) is used or Q is connected to +TR when trailing-edge triggering (-TR) is used. The time period (T) for this multivibrator can be calculated by: T = R_xC_x.

The minimum value of external resistance, R_x , is 4 K Ω . The minimum and maximum values of external capacitance, C_x , are 0 pF and 100 μ F, respectively.

The CD14538B is interchangeable with type MC14538 and is similar to and pin-compatible with the CD4098B* and CD4538B. It can replace the CD4538B which type is not recommended for new designs.

The CD14538B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).


*T = 0.5 R_xC_x for $C_x \ge 1000 \text{ pF}$ #T = R_xC_x ; $C_xmin = 5000 \text{ pF}$



- Wide range of output-pulse widths
- Schmitt-trigger input allows unlimited
- rise and fall times on +TR and -TR inputs 100% tested for maximum quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over
- full package-temperature range; 100 nA at 18 V and 25° C
- Noise margin (full package-temperature range):
 - $1 V at V_{DD} = 5 V$
 - 2 V at V_{DD} = 10 V
 - 2.5 V at Vpp = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized. symmetrical output characteristics
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices."

Applications:

- Pulse delay and timing
- Pulse shaping



TERMINALS 1,8,15 ARE ELECTRICALLY CONNECTED INTERNALLY 92CS-24 848RI

Terminal Assignment

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to V _{SS} Terminal)	
INPUT VOLTAGE RANGE, ALL INPUTS	
DC INPUT CURRENT, ANY ONE INPUT	+10mA
POWER DISSIPATION PER PACKAGE (PD):	
POWER DISSIPATION PER PACKAGE (P _D): For $T_A = -55^{\circ}C$ to $+100^{\circ}C$. For $T_A = +100^{\circ}C$ to $+125^{\circ}C$. Dente Lineari	
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$	ty at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	and the second
FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100mW
OPERATING-TEMPERATURE RANGE (T _A)	55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)	65°C to +150°C
LEAD TEMPERATURE (DURING SOLDĚRING):	1
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max	+265 ⁰ C

RECOMMENDED OPERATING CONDITIONS For maximum reliability, nominal operating conditions should be selected so that operating is always within the following ranges:

CHARACTERISTIC	· .	Voo	LIN	UNITS	
Chanactenistic	• •	(V)-	Min.	Max.	UNITS
Supply-Voltage Range (For T _A =Full Package-Tem	perature Range)		3	18	y
Input Pulse Width +TR, -TR, or RESET	twn, tw∟	 5 10	140 80		ns
· · ·		15	60		

FUNCTIION		s	1	TO 1. NO.	1 1	PULSE RM. NO.	OTHER CONNECTIONS	
	MONO1	MONO ₂	MONO	MONO ₂	MONO1	MONO2	MONO	MONO ₂
Leading-Edge Trigger/ Retriggerable	3, 5	11, 13			4	12		
Leading-Edge Trigger/ Non-Retriggerable	3	13		н 	4	12	5-7	11-9
Trailing-Edge Trigger/ Retriggerable	3	. 13	4	12	5	° 11		
Trailing-Edge Trigger/ Non-Retriggerable	3	13			5	11	4-6	12-10

TABLE I CD4538B FUNCTIONAL TERMINAL CONNECTIONS


NOTES:

1. A RETRIGGERABLE ONE-SHOT MULTIVIBRATOR HAS AN OUTPUT PULSE WIDTH WHICH IS EXTENDED ONE FULL TIME PERIOD (T) AFTER APPLICATION OF THE LAST TRIGGER PULSE.

- 2. A NON-RETRIGGERABLE ONE-SHOT MULTIVIBRATOR HAS A TIME PERIOD (T) REFERENCED FROM THE APPLI-CATION OF THE FIRST TRIGGER PULSE.
- RETRIGGERABLE MODE PULSE WIDTH (+TR MODE)

INPUT PULSE TRAIN

NON-RETRIGGERABLE MODE PULSE WIDTH (+TR MODE)



COMMERCIAL CMOS HIGH VOLTAGE ICS

3

CD14538B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	co	NDITIO	NS	LIMITS AT INDICATED TEMPERATURES (°C)							
	V ₀ (V)	V _{IN} (V)	V _{DD} (V)	-55	-40	+85	+125	Min.	+25 Typ.	Max.	
		0,5	5	5	5	150	150	-	0.04	5	
Quiescent Device	_	0,10	10	10	10	300	300	-	0.04	10	1.
Current, I _{DD} Max.	-	0,15	15	20	20	600	600	-	0.04	20	μA
	-	0,20	20	100	100	3000	3000	-	0.08	100	
Output Low (Sink)	0.4	0,5	5.	0.64	0.61	0.42	0.36	0.51	1	—	1
Current, IoL Min.	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	1
	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	1
	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mA
Output High (Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		1
Current, I _{он} Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	—	
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	—	1
Output Voltage:	—	0,5	5		0.	05		—	0	0.05	1
Low-Level, Vol Max.	—	0,10	10		0.	05		—	0	0.05	1
	-	0,15	15		0.	05		- 1	0	0.05	1
Output Voltage:	—	0,5	5		4.9	95		4.95	5	—	
High-Level, Von Min.	—	0,10	10		9.	95		9.95	10	_	- ×
Thys-Level, YOH With.	—	0,15	15		14.	95		14.95	15	_	1.
Input Low Voltage,	0.5,4.5	-	5		1.	5		—		1.5	
VIL Max.	1,9	<u> </u>	10		3	3		—	-	3	1
	1.5,13.5	—	. 15		4	l .				4	1 v
Input High Voltage,	0.5,4.5		5		3.	5		3.5	—	-	1 V
Vin Min.	1,9		10		7	7		7	—	—	1
a 164 1411111	1.5,13.5	_	15		1	1		11	—	—	
Input Current, I _{IN} Max.	-	0,18	18	±0.1	±0.1	±1	±1	_	±10 ⁻⁵	±0.1	μA






Fig. 1 - Logic diagram (½ of device shown).

		TEST CONDITIONS		LIMITS		[
CHARACTERISTI			Min.	Тур.	Max.	UNITS
Transition Time	ttin, tthe	5	_	100	200	1
		10	-	50	100	
		15	_	40	80	
Propagation Delay Time:	telh, tehl	5	_	300	600	
+TR or -TR to Q or Q		10	-	150	300	
		15	_	100	220	ns
Reset to Q or Q		5		250	500	
		10	-	125	250	
		15		95	190	
Minimum Input Pulse Width:	twn, twL	5	-	80	140	
+TR, -TR or Reset		10	-	40	80	
		15		30	60	İ.
Output Pulse Width - Q or Q:	1 T	5	198	210	230	
C _x = 0.002 μF, R _x = 100 KΩ		10	200	212	232	μs
		15	202	214	234	
C _x =0.1 μF, R _x =100 KΩ		5	9.4	9.97	10.5	
	1	10	9.4	9.95	10.6	ms
		15	9.5	10	10.6	
C _x =10 μF, R _x =100 KΩ		5	0.95	1	1.06	
		10	0.95	1	1.06	s
		15	0.96	1.01	1.07	
Pulse Width Match between	100 (T1-T2)	5	-	±1		
circuits in same package:	T	10	-	±1	-	%
C _x =0.1 μF, R _x =100 KΩ	T ₁	15	_	±1		
Minimum Retrigger Time	t _{er}	5	0		-	
		10	0			ns
		15	0	-		
Input Capacitance	CIN	Any Input		5	7.5	pF

DYNAMIC ELECTRICAL CHARACTERISTICS, At TA=25°C; Input tr,tr=20 ns, CL=50 pF

*Note: Minimum R_x value=4 KΩ, minimum C_x value=5000 pF.









Fig. 3 - Minimum output low (sink) current characteristics.

CD14538B Types



140

CD14538B Types





Fig. 12 - Typical total supply current as a function of output duty cycle.












Fig. 15 - Input leakage-current test circuit.

Power-Down Mode

During a rapid power-down condition, as would occur with a power-supply short circuit or with a poorly filtered power supply, the energy stored in C_x could discharge into Pin 2 or 14. To avoid possible device damage in this mode, when C_x is ≥ 0.5 microfarad, a protection diode with a 1-ampere or higher rating (1N5395 or equivalent) and a separate ground return for C_x should be provided as shown in Fig. 17. v_{DD}





NOTE:

1. Test any combination of inputs. 2. When measuring V_{IH} or V_{IL} for Schmitt trigger inputs (+TR, -TR), the input must first be brought to V_{DD} or V_{SS}, respectively, then reduced to the specified limit.




Fig. 16 - Quiescent device current test circuit.

An alternate protection method is shown in Fig. 18, where a 51-ohm current-limiting resistor is inserted in series with C_x . Note that a small pulse width decrease will occur however, and R_x must be appropriately increased to obtain the originally desired pulse width.





Fig. 18 - Alternate rapid power-down protection circuit.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).

Dimensions and pad layout for CD14538BH.



 Transformation and the second sec second sec

sister at cher



الم المراجع ال المراجع
- 2



Massimum Massimum Massimum Massimum Massimum Massimum Massimum Massimum Massimum Massimum Massimum



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-9055701EA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9055701EA CD14538BF3A
CD14538BE	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD14538BE
CD14538BE.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD14538BE
CD14538BF	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD14538BF
CD14538BF.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD14538BF
CD14538BF3A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9055701EA CD14538BF3A
CD14538BF3A.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9055701EA CD14538BF3A
CD14538BM	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	CD14538BM
CD14538BM96	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD14538BM
CD14538BM96.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD14538BM
CD14538BMT	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	CD14538BM
CD14538BNSR	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD14538B
CD14538BNSR.A	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD14538B
CD14538BPW	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-55 to 125	CM538B
CD14538BPWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM538B
CD14538BPWR.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM538B
CD14538BPWRG4	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM538B

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

7-Jun-2025


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*Al	dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	CD14538BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
	CD14538BNSR	SOP	NS	16	2000	330.0	16.4	8.45	10.55	2.5	12.0	16.2	Q1
	CD14538BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

23-May-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD14538BM96	SOIC	D	16	2500	353.0	353.0	32.0
CD14538BNSR	SOP	NS	16	2000	356.0	356.0	35.0
CD14538BPWR	TSSOP	PW	16	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

23-May-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD14538BE	N	PDIP	16	25	506	13.97	11230	4.32
CD14538BE.A	N	PDIP	16	25	506	13.97	11230	4.32

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



NS0016A



PACKAGE OUTLINE

SOP - 2.00 mm max height

SOP



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



NS0016A

EXAMPLE BOARD LAYOUT

SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



NS0016A

EXAMPLE STENCIL DESIGN

SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated