









CC3220MOD, CC3220MODA SWRS206E - MARCH 2017 - REVISED MAY 2021

CC3220MODx and CC3220MODAx SimpleLink™ Wi-Fi® CERTIFIED™ Wireless MCU Modules

1 Features

- CC3220MODx is a family of wireless MCU modules consisting of SimpleLink™ Wi-Fi® single chip wireless MCUs—the CC3220MODS and CC3220MODAS modules consist of the CC3220SM2ARGK wireless MCU, while the CC3220MODSF and CC3220MODASF modules consist of the CC3220SF12ARGK wireless MCU. Fully integrated, industrial temperature-grade, green modules include all required clocks, SPI Flash, and passives
- CC3220MODAx modules include an integral antenna for easy integration into the host system
- CC3220MODx and CC3220MODAx SimpleLink™ Wi-Fi[®] wireless MCU System-on-Chip (SoC) contains a single chip with two separate execution environments:
 - User application dedicated Arm® Cortex®-M4 MCU
 - Network processor MCU to run all Wi-Fi and internet logical layers
- · FCC, IC, CE, MIC, and SRRC Certified
- Wi-Fi Alliance members can request certificate transfer of Wi-Fi CERTIFIED™ modules
- 1.27-mm pitch QFM package for easy assembly and low-cost PCB design
- Applications MCU subsystem:
 - Arm[®] Cortex[®]-M4 core at 80 MHz
 - Embedded memory:
 - CC3220MODS and CC3220MODAx variants include 256KB of RAM
 - CC3220MODSF and CC3220MODASF are Flash-based MCUs with an integrated 1MB of Flash and 256KB of RAM
 - Peripheral drivers in ROM
 - McASP supports two I2S channels
 - SD
 - SPI
 - I^2C

 - 8-Bit synchronous image interface
 - Four General-Purpose Timers (GPTs) with 16-Bit PWM mode
 - One Watchdog Timer Module
 - 4-channel, 12-bit Analog-to-Digital Converters (ADCs)
 - Debug interfaces: JTAG, cJTAG, and SWD
- Wi-Fi network processor subsystem:

- Wi-Fi[®] Internet-on-a chip[™] dedicated Arm[®] MCU completely offloads Wi-Fi and internet protocols from the application MCU
- Wi-Fi® Modes:
 - 802.11b/g/n Station
 - 802.11b/g/n Access Point Supports up to Four Stations
 - Wi-Fi Direct® Client and Group Owner
 - WPA2[™] Personal and Enterprise Security: WEP, WPA™, WPA2 PSK, and WPA2 Enterprise (802.1x), WPA3™ personal and enterprise
 - IPv4 and IPv6 TCP and IP Stack
 - Industry-Standard BSD Socket Application Programming Interfaces (APIs):
 - 16 Simultaneous TCP or UDP Sockets
 - 6 Simultaneous TLS and SSL Sockets
 - IP Addressing: StaticIP, LLA, DHCPv4, DHCPv6 with Duplicate Address Detection (DAD)
 - SimpleLink[™] technology connection manager for autonomous and fast Wi-Fi connections
 - Flexible Wi-Fi provisioning with SmartConfig[™] technology, AP Mode, and WPS2 Options
 - RESTful API support using internal HTTP
 - Embedded network applications running on dedicated network processor
 - Wide set of security features:
 - Hardware features:
 - Separate execution environments
 - Device identity
 - Hardware crypto engine for advanced fast security, including: AES, DES, 3DES, SHA2, MD5, CRC, and Checksum
 - Initial secure programming:
 - Debug security
 - JTAG and debug ports are locked
 - Personal and enterprise Wi-Fi security
 - Secure sockets (SSLv3, TLS1.0, TLS1.1, TLS1.2)
 - Networking security
 - HTTPS server
 - Trusted Root-Certificate Catalog
 - TI Root-of-Trust Public Key
 - SW IP protection:
 - Secure key storage



- File system security
- Software tamper detection
- Cloning protection
- Secure Boot: Validate integrity and authenticity of runtime binary during boot
- Embedded network applications running on dedicated network processor:
 - HTTP and HTTPS web server with dvnamic user callbacks
 - mDNS, DNS-SD, and DHCP Servers
 - Ping
- Recovery mechanism: can recover to factory defaults or to complete factory image
- Wi-Fi TX power:
 - 17.0 dBm at 1 DSSS
 - 13.5 dBm at 54 OFDM
- Wi-Fi RX sensitivity:
 - –95.0 dBm at 1 DSSS
 - –73.5 dBm at 54 OFDM
- Application Throughput:
 - UDP: 16 Mbps
 - TCP: 13 Mbps
- Power-management subsystem:
 - Integrated DC/DC converter with a wide-supply voltage
 - V_{BAT}: 2.3 to 3.6 V
 - Advanced low-power modes:
 - Shutdown: 1 µA
 - Hibernate: 5 µA
 - Low-Power Deep Sleep (LPDS): 135
 μA (measured on CC3220MODS and
 CC3220MODSF with 256KB RAM retention)
 - RX Traffic (MCU Active): 59 mA (measured on CC3220MODS; CC3220MODSF and CC3220MODASF consume an additional 15 mA) at 54 OFDM
 - TX Traffic (MCU Active): 223 mA (measured on CC3220MODS; CC3220MODSF and CC3220MODASF consume an additional 15 mA) at 54 OFDM, maximum power
 - Idle connected (MCU in LPDS): 710
 μA (measured on CC3220MODS and
 CC3220MODSF with 256KB RAM retention)
 at DTIM = 1
- · Additional integrated components:
 - 40.0-MHz crystal
 - 32.768-kHz crystal (RTC)
 - 32-Mbit SPI Serial Flash
 - RF filter and passive components
- Footprint compatible QFM package:
 - CC3220MODx: 1.27-mm pitch, 63-pin, 20.5-mm × 17.5-mm
 - CC3220MODAx: 1.27-mm pitch, 63-pin, 20.5-mm × 25.0-mm

- Operating temperature:
 - Ambient temperature range: –40°C to +85°C
- Module supports SimpleLink Developer's Ecosystem

2 Applications

- Internet-of-Things (IoT)
- Building automation
- Low-Power Video Cameras
- Thermostats
- Access Control and Electronic Locks (E-Locks)
- Asset Tracking and Real Time Location System (RTLS) Tags
- Cloud Connectivity
- Internet Gateway
- Appliances
- Security Systems
- Smart energy
- Industrial Control
- Smart Plug and Metering
- · Wireless Audio
- IP Network Sensor Nodes
- Medical Devices



3 Description

Start your design with the fully programmable FCC, IC, CE, MIC, and SRRC Certified wireless microcontroller (MCU) module with built-in Wi-Fi connectivity. Created for the IoT, the SimpleLink™ CC3220MODx and CC3220MODAx module family from Texas Instruments™ is a wireless module that integrates two physically separated on-chip MCUs.

- An application processor—Arm[®] Cortex[®]-M4 MCU with a user-dedicated 256KB of RAM, with 1MB of XIP Flash available on the CC3220SF variant.
- A network processor MCU to run all Wi-Fi[®] and Internet logical layers. This ROM-based subsystem includes an 802.11b/g/n radio, baseband, and MAC with a powerful crypto engine for fast, secure internet connections with 256-bit encryption.

The CC3220MODx and CC3220MODAx wireless MCU family is a part of the second generation of the Interneton-a chip™ family of solutions from TI. This generation introduces new features and capabilities that further simplify the connectivity of things to the internet. The new capabilities include:

- IPv6
- Enhanced Wi-Fi provisioning
- Optimized low-power management
- Enhanced file-system security
- · Wi-Fi AP connection with up to four stations
- More concurrently opened BSD sockets—up to 16 BSD sockets (6 are secure HTTPS support)
- HTTPS support
- RESTful API support
- Asymmetric keys crypto library

The CC3220MODx and CC3220MODAx wireless MCU family supports the following modes: station, AP, and Wi-Fi Direct[®]. The CC3220MODx and CC3220MODAx modules also supports WPA2 and WPA3 personal and enterprise security. This subsystem includes embedded TCP/IP and TLS/SSL stacks, HTTP server, and multiple Internet protocols. The module supports a variety of Wi-Fi provisioning methods, including HTTP based on AP mode, SmartConfig[™] technology, and WPS2.0.

The power-management subsystem includes integrated DC/DC converters that support a wide range of supply voltages. This subsystem enables low-power consumption modes for extended battery life, such as low-power deep sleep, hibernate with RTC (consuming only 5 μ A), and shutdown mode (consuming only 1 μ A).

The module includes a wide variety of peripherals, including a fast parallel camera interface, I2S, SD, UART, SPI, I²C, and a 4-channel ADC.

The SimpleLink CC3220MODx and CC3220MODAx module family come in four different module variants: CC3220MODS, CC3220MODSF, CC3220MODA, and CC3220MODASF.

- The CC3220MODS and CC3220MODAS modules include 256KB on application-dedicated embedded RAM for code and data. In addition, the CC3220MODAS includes an integral antenna.
- The CC3220MODSF and CC3220MODASF modules include application-dedicated 1MB of Serial Flash and 256KB of RAM for code and data. In addition, the CC3220MODASF includes an integral antenna.

The four modules integrate the 40-MHz crystal, 32.768-kHz RTC clock, 32-Mb SPI serial Flash, RF filter, and passive components. The modules also have additional security features, such as encrypted and authenticated file systems, user IP encryption and authentication, secured boot (authentication and integrity validation of the application image at Flash boot time), and more.

The CC3220MODx and CC3220MODAx devices are a part of the SimpleLink™ MCU platform, which consists of Wi-Fi, Bluetooth® low energy, Sub-1 GHz, and host MCUs. All share a common, easy-to-use development environment with a single core software development kit (SDK) and rich tool set. A one-time integration of the SimpleLink platform lets you add any combination of devices from the portfolio into your design. The ultimate goal of the SimpleLink platform is to achieve 100 percent code reuse when your design requirements change.

The CC3220MODx and CC3220MODAx module family is a complete platform solution including software, sample applications, tools, user and programming guides, reference designs, and the E2E™ online community.



The module family is also part of the SimpleLink™ MCU portfolio and supports the SimpleLink™ developers ecosystem. For more information, visit www.ti.com/simplelink.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
CC3220MODSM2MOBR	QFM (63)	20.50 mm × 17.50 mm
CC3220MODSF12MOBR	QFM (63)	20.50 mm × 17.50 mm
CC3220MODASM2MONR	QFM (63)	25.50 mm × 20.50 mm
CC3220MODASF12MONR	QFM (63)	25.50 mm × 20.50 mm

⁽¹⁾ For more information, see Section 13.



4 Functional Block Diagrams

Figure 4-1 shows the functional block diagram of the CC3220MODx module.




Figure 4-1. CC3220MODx Functional Block Diagram



Figure 4-2 shows the functional block diagram of the CC3220MODAx module.





Figure 4-2. CC3220MODAx Functional Block Diagram

For 3200MOD module pin multiplexing details, see the CC3200 SimpleLink™ Wi-Fi® Wireless and Internet-of-Things Solution, a Single-Chip Wireless MCU data sheet.

Figure 4-3. CC3200MOD Module Functional Block Diagram



Figure 4-4 shows the an overview of the CC3220x hardware.



Copyright © 2017, Texas Instruments Incorporated

Figure 4-4. CC3220x Hardware Overview

Figure 4-5 shows the an overview of the CC3220x embedded software.




Figure 4-5. CC3220x Embedded Software Overview



Table of Contents

1 Features1	9 Detailed Description	48
2 Applications2	9.1 Overview	48
3 Description3	9.2 Arm® Cortex®-M4 Processor Core Subsystem	48
4 Functional Block Diagrams5	9.3 Wi-Fi [®] Network Processor Subsystem	. 48
5 Revision History8	9.4 Security	5
6 Device Comparison9	9.5 Power-Management Subsystem	53
6.1 Related Products10	9.6 Low-Power Operating Mode	53
7 Terminal Configuration and Functions11	9.7 Memory	55
7.1 CC3220MODx and CC3220MODAx Pin Diagram 11	9.8 Restoring Factory Default Configuration	57
7.2 Pin Attributes13	9.9 Boot Modes	
7.3 Connections for Unused Pins14	9.10 Device Certification and Qualification	58
7.4 Pin Attributes and Pin Multiplexing15	9.11 Module Markings	60
7.5 Drive Strength and Reset States for Analog-	9.12 End Product Labeling	62
Digital Multiplexed Pins26	9.13 Manual Information to the End User	62
7.6 Pad State After Application of Power to Chip, but	10 Applications, Implementation, and Layout	63
Before Reset Release26	10.1 Typical Application	64
8 Specifications27	10.2 Device Connection and Layout Fundamentals	67
8.1 Absolute Maximum Ratings27	10.3 PCB Layout Guidelines	67
8.2 ESD Ratings27	11 Environmental Requirements and Specifications	
8.3 Recommended Operating Conditions27	11.1 PCB Bending	73
8.4 Current Consumption (CC3220MODS and	11.2 Handling Environment	73
CC3220MODAS)28	11.3 Storage Condition	. 73
8.5 Current Consumption (CC3220MODSF and	11.4 Baking Conditions	73
CC3220MODASF)29	11.5 Soldering and Reflow Condition	74
8.6 TX Power and IBAT Versus TX Power Level	12 Device and Documentation Support	75
Settings30	12.1 Development Tools and Software	7
8.7 Brownout and Blackout Conditions32	12.2 Firmware Updates	
8.8 Electrical Characteristics33	12.3 Device Nomenclature	76
8.9 CC3220MODAx Antenna Characteristics35	12.4 Documentation Support	7
8.10 WLAN Receiver Characteristics35	12.5 Trademarks	79
8.11 WLAN Transmitter Characteristics35	13 Mechanical, Packaging, and Orderable	
8.12 Reset Requirement35	Information	
8.13 Thermal Resistance Characteristics for MOB	13.1 Mechanical, Land, and Solder Paste Drawings	
and MON Packages36	13.2 Package Option Addendum	80
8.14 Timing and Switching Characteristics36		

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from September 22, 2020 to May 13, 2021 (from Revision D (September 2020) to Revision E (May 2021))

K	evision E (may 2021))	Page
•	Added WPA3 personal and enterprise to Section 1	1
	Updated the numbering format for tables, figures, and cross-references throughout the document	
•	Added WPA3 personal and enterprise to Section 3	3
	Added WPA3 personal and enterprise to Table 6-1	
	Added WPA3 personal and enterprise to Section 9.3	
	Added WPA3 Personal and WPA3 Enterprise to Section 9.3.1	
	Added WPA3 personal and enterprise to Table 9-1	
	Added CC3220MODA reel information in Section 13.2	



6 Device Comparison

Table 6-1 shows the features supported across different CC3x20 modules.

Table 6-1. Device Features Comparison

FEATURE	DEVICE									
FEATURE	CC3120MOD	CC3220MODS	CC3220MODSF	CC3220MODAS	CC3220MODASF					
On-board chip	CC3120	CC3220S	CC3220SF	CC3220S	CC3220SF					
On-board ANT	No	No	No	Yes	Yes					
sFlash	32-Mbit	32-Mbit	32-Mbit	32-Mbit	32-Mbit					
Regulatory certifications	FCC, IC, CE, MIC, SRRC	FCC, IC, CE, MIC, SRRC	FCC, IC, CE, MIC, SRRC	FCC, IC, CE, MIC, SRRC	FCC, IC, CE, MIC, SRRC					
Wi-Fi Alliance® Certification	Yes	Yes	Yes	Yes	Yes					
Input voltage	2.3 V to 3.6 V	2.3 V to 3.6 V	2.3 V to 3.6 V	2.3 V to 3.6 V	2.3 V to 3.6 V					
Package	17.5 mm × 20.5 mm QFM	17.5 mm × 20.5 mm QFM	17.5 mm × 20.5 mm QFM	25.0 mm × 20.5 mm QFM	25.0 mm × 20.5 mm QFM					
Operating temperature range	-40°C to +85°C	-40°C to +85°C	-40°C to +85°C	-40°C to +85°C	-40°C to +85°C					
Classification	Wi-Fi Network Processor	Wireless Microcontroller	Wireless Microcontroller	Wireless Microcontroller	Wireless Microcontroller					
Standard	802.11 b/g/n	802.11 b/g/n	802.11 b/g/n	802.11 b/g/n	802.11 b/g/n					
Frequency	2.4 GHz	2.4 GHz	2.4 GHz	2.4 GHz	2.4 GHz					
TCP/IP Stack	IPv4, IPv6	IPv4, IPv6	IPv4, IPv6	IPv4, IPv6	IPv4, IPv6					
Sockets	16	16	16	16	16					
Integrated MCU	-	Arm® Cortex®-M4 at 80 MHz	Arm [®] Cortex [®] -M4 at 80 MHz	Arm® Cortex®-M4 at 80 MHz	Arm® Cortex®-M4 at 80 MHz					
		ON-CHIP APPL	CATION MEMORY							
RAM	_	256KB	256KB	256KB	256KB					
Flash	_	-	1MB	-	1MB					
		PERIPHERALS	AND INTERFACES							
Universal Asynchronous Receiver/Transmitter (UART)	1	2	2	2	2					
Serial Port Interface (SPI)	1	1	1	1	1					
Multichannel Audio Serial Port (McASP)- I2S or PCM	-	2-ch	2-ch	2-ch	2-ch					
Inter-Integrated Circuit (I ² C)	_	1	1	1	1					
Analog-to-digital converter (ADC)	-	4-ch, 12-bit	4-ch, 12-bit	4-ch, 12-bit	4-ch, 12-bit					
Parallel interface (8-bit PI)	-	1	1	1	1					
General-purpose timers	_	4	4	4	4					
Multimedia card (MMC / SD)	-	1	1	1	1					



Table 6-1. Device Features Comparison (continued)

FEATURE			DEVICE	·		
FEATURE	CC3120MOD	CC3220MODS	CC3220MODSF	CC3220MODAS	CC3220MODASF	
		SECURITY	/ FEATURES			
Wi-Fi level of security	WEP, WPS, WPA / WPA2 PSK WPA2 (802.1x), WPA3 personal and enterprise	WEP, WPS, WPA / WPA2 PSK WPA2 (802.1x), WPA3 personal and enterprise	WEP, WPS, WPA / WPA2 PSK WPA2 (802.1x), WPA3 personal and enterprise	WEP, WPS, WPA / WPA2 PSK WPA2 (802.1x), WPA3 personal and enterprise	WEP, WPS, WPA / WPA2 PSK WPA2 (802.1x), WPA3 personal and enterprise	
Secure sockets (SSL v3 or TLS 1.0 /1.1/ 1.2)	6	6	6	6	6	
Additional networking security	Unique Device Identity Trusted Root- Certificate Catalog TI Root-of-Trust Public key	Unique Device Identity Trusted Root-Certificate Catalog TI Root-of-Trust Public key	Unique Device Identity Trusted Root- Certificate Catalog TI Root-of-Trust Public key	Unique Device Identity Trusted Root-Certificate Catalog TI Root-of-Trust Public key	Unique Device Identity Trusted Root-Certificate Catalog TI Root-of-Trust Public key	
Hardware acceleration	Hardware Crypto Engines	Hardware Crypto Engines	Hardware Crypto Engines	Hardware Crypto Engines	Hardware Crypto Engines	
Secure boot	_	Yes	Yes	Yes	Yes	
Enhanced Application Level Security	-	File system security Secure key storage Software tamper detection Cloning protection Initial secure programming	File system security Secure key storage Software tamper detection Cloning protection Initial secure programming	File system security Secure key storage Software tamper detection Cloning protection Initial secure programming	File system security Secure key storage Software tamper detection Cloning protection Initial secure programming	

6.1 Related Products

For information about other devices in this family of products or related products see the links below.

The SimpleLink™ MCU Portfolio

offers a single development environment that delivers flexible hardware, software and tool options for customers developing wired and wireless applications. With 100 percent code reuse across host MCUs, Wi-Fi®, Bluetooth® low energy, Sub-1GHz devices and more, choose the MCU or connectivity standard that fits your design. A one-time investment with the SimpleLink software development kit (SDK) allows you to reuse often, opening the door to create unlimited applications.

Companion Products

Review products that are frequently purchased or used in conjunction with this

SimpleLink™ Wi-Fi® Family

The SimpleLink Wi-Fi Family offers several Internet-on-a chip solutions, which address the need of battery operated, security enabled products. Texas instruments offers a single chip wireless microcontroller and a wireless network processor which can be paired with any MCU, to allow developers to design new wi-fi products, or upgrade existing products with wi-fi capabilities.

BoosterPack™ Plug-In Modules

BoosterPack™ Plug-In Modules extend the functionality of TI LaunchPad Kit. Application specific BoosterPack Plug in modules allow you to explore a broad range of applications, including capacitive touch, wireless sensing, LED Lighting control, and more. Stack multiple BoosterPack modules onto a single LaunchPad kit to further enhance the functionality of your design.

Reference Designs for CC3200 and CC3220 Modules

TI Designs Reference Design Library is a robust reference design library spanning analog, embedded processor and connectivity. Created by TI experts to help you jump start your system design, all TI Designs include schematic or block diagrams, BOMs and design files to speed your time to market. Search and download designs at ti.com/tidesigns.

SimpleLink™ Wi-Fi® CC3220 SDK


The SimpleLink Wi-Fi CC3220 SDK contains drivers for the CC3220 programmable MCU, sample applications, and documentation required to start development with CC3220 solutions.



7 Terminal Configuration and Functions

7.1 CC3220MODx and CC3220MODAx Pin Diagram

CC3220MODx Pin Diagram Bottom View shows the pin diagram for the CC3220MODx module.



CC3220MODx Pin Diagram Bottom View shows the approximate location of pins on the module. For the actual mechanical diagram, see Section 13.

Figure 7-1. CC3220MODx Pin Diagram Bottom View



Figure 7-2 shows the pin diagram for the CC3220MODAx module.




Figure 7-2. CC3220MODAx Pin Diagram Bottom View



7.2 Pin Attributes

Section 7.2.1 lists the pin descriptions of the CC3220MODx and CC3220MODAx module.

7.2.1 Module Pin Attributes

	MODULE PIN	TYPE ⁽¹⁾	CC3220 DEVICE	MODILI E DIN DESCRIPTION			
NO.	NAME	ITPE	PIN NO.	MODULE PIN DESCRIPTION			
1	GND	_	_	Ground			
2	GND	_	_	Ground			
3	GPIO10	I/O	1	GPIO ⁽²⁾			
4	GPIO11	I/O	2	GPIO ⁽²⁾			
5	GPIO14	I/O	5	GPIO ⁽²⁾			
6	GPIO15	I/O	6	GPIO ⁽²⁾			
7	GPIO16	I/O	7	GPIO ⁽²⁾			
8	GPIO17	I/O	8	GPIO ⁽²⁾			
9	GPIO12	I/O	3	GPIO ⁽²⁾			
10	GPIO13	I/O	4	GPIO ⁽²⁾			
11	GPIO22	I/O	15	GPIO ⁽²⁾			
12	JTAG_TDI	I/O	16	JTAG TDI input. Leave unconnected if not used on product ⁽²⁾			
13	FLASH_SPI_MISO	1	_	External Serial Flash Programming: SPI data in			
14	FLASH_SPI_nCS_IN	1	_	External Serial Flash Programming: SPI chip select (active low)			
15	FLASH_SPI_CLK	1	_	External Serial Flash Programming: SPI clock			
16	GND	_	_	Ground			
17	FLASH_SPI_MOSI	0	_	External Serial Flash Programming: SPI data out			
18	JTAG_TDO	I/O	17	JTAG TDO output. Leave unconnected if not used on product ⁽¹⁾			
19	GPIO28	I/O	18	GPIO ⁽²⁾			
21	JTAG_TCK	I/O	19	JTAG TCK input. Leave unconnected if not used on product. (2)			
22	JTAG_TMS	I/O	20	JTAG TMS input. Leave unconnected if not used on product. (2)			
23	SOP2	_	21	See Section 9.9.1 for SOP[2:0] configuration modes.			
24	SOP1	_	34	See Section 9.9.1 for SOP[2:0] configuration modes.			
25	ANT_SEL1	I/O	29	Antenna selection control ⁽²⁾			
26	ANT_SEL2	I/O	30	Antenna selection control ⁽²⁾			
27	GND	_	_	Ground			
28	GND	_	_	Ground			
30	GND	_	_	Ground			
31	RF_BG	I/O	31	2.4-GHz RF input/output			
32	GND	_	_	Ground			
34	SOP0	_	35	See Section 9.9.1 for SOP[2:0] configuration modes.			
35	nRESET	I	32	There is an internal, 100 kΩ, pull-up resistor option from			
				the nRESET pin to VBAT_RESET. Note: VBAT_RESET is not connected to VBAT1 or VBAT2 within the module. The following connection schemes are recommended:			
36	VBAT_RESET	-	37	 Connect nRESET to a switch, external controller, or host, only if nRESET will be in a defined state under all operating conditions. Leave VBAT_RESET unconnected to save power. If nRESET cannot be in a defined state under all operating conditions, connect VBAT_RESET to the main module power supply (VBAT1 and VBAT2). Due to the internal pullup resistor a leakage current of 3.3 V / 100 kΩ is expected. 			



ı	MODULE PIN		CC3220 DEVICE	MODULE BIN DESCRIPTION
NO.	NAME	TYPE ⁽¹⁾	PIN NO.	MODULE PIN DESCRIPTION
37	VBAT1	Power	39	Power supply for the module, must be connected to battery (2.3 V to 3.6 V)
38	GND	_	_	Ground
40	VBAT2	Power	10, 44, 54	Power supply for the module, must be connected to battery (2.3 V to 3.6 V)
42	GPIO30	I/O	53	GPIO ⁽²⁾
43	GND	_	_	Ground
44	GPIO0	I/O	50	GPIO ⁽²⁾
46	GPIO1	I/O	55	GPIO ⁽²⁾
47	GPIO2	I/O	57	GPIO ⁽²⁾
48	GPIO3	I/O	58	GPIO ⁽²⁾
49	GPIO4	I/O	59	GPIO ⁽²⁾
50	GPIO5	I/O	60	GPIO ⁽²⁾
51	GPIO6	I/O	61	GPIO ⁽²⁾
52	GPIO7	I/O	62	GPIO ⁽²⁾
53	GPIO8	I/O	63	GPIO ⁽²⁾
54	GPIO9	I/O	64	GPIO ⁽²⁾
55	GND	_	_	Thermal ground
56	GND	_	_	Thermal ground
57	GND	_	_	Thermal ground
58	GND	_	_	Thermal ground
59	GND	-	_	Thermal ground
60	GND	_	_	Thermal ground
61	GND	_	_	Thermal ground
62	GND	_	_	Thermal ground
63	GND	_	_	Thermal ground

⁽¹⁾ I = input; O = output; I/O = bidirectional

7.3 Connections for Unused Pins

All unused pins must be left as no connect (NC) pins. Table 7-1 and Table 7-2 list the NC pins on the CC3220MODx and CC3220MODAx modules, respectively.

Table 7-1. Connections for Unused Pins

PIN	DEFAULT FUNCTION	STATE AT RESET AND HIBERNATE	I/O TYPE	DESCRIPTION
20	NC	WLAN analog	_	Reserved. Do not connect.
29	NC	WLAN analog	_	Reserved. Do not connect.
33	NC	WLAN analog	_	Reserved. Do not connect.
39	NC	WLAN analog	_	Reserved. Do not connect.
41	NC	WLAN analog	_	Reserved. Do not connect.
45	NC	WLAN analog	_	Reserved. Do not connect.

⁽²⁾ For pin multiplexing details, see Table 7-3.

Table 7-2, CC3220MODAx Connections for Unused Pins

PIN	DEFAULT FUNCTION	STATE AT RESET AND HIBERNATE	I/O TYPE	DESCRIPTION
20	NC	WLAN analog	_	Reserved. Do not connect.
29	NC	WLAN analog	_	Reserved. Do not connect.
31	NC	WLAN analog	_	Reserved. Do not connect.
33	NC	WLAN analog	_	Reserved. Do not connect.
39	NC	WLAN analog	_	Reserved. Do not connect.
41	NC	WLAN analog	_	Reserved. Do not connect.
45	NC	WLAN analog	_	Reserved. Do not connect.

7.4 Pin Attributes and Pin Multiplexing

The module makes extensive use of pin multiplexing to accommodate the large number of peripheral functions in the smallest possible package. To achieve this configuration, pin multiplexing is controlled using a combination of hardware configuration (at module reset) and register control.

The board and software designers are responsible for the proper pin multiplexing configuration. Hardware does not ensure that the proper pin multiplexing options are selected for the peripherals or interface mode used. Table 7-3 describes the general pin attributes and presents an overview of pin multiplexing. All pin multiplexing options are configurable using the pin MUX registers. The following special considerations apply:

- All I/Os support drive strengths of 2, 4, and 6 mA. Drive strength is individually configurable for each pin.
- All I/Os support 10-µA pullup and pulldown resistors.
- By default, all I/Os float in the Hibernate state. However, the default state can be changed by SW.
- All digital I/Os are non fail-safe.

Note

If an external device drives a positive voltage to the signal pads and the CC3220MODx or CC3220MODAx modules are not powered, DC is drawn from the other device. If the drive strength of the external device is adequate, an unintentional wakeup and boot of the CC3220MODx or CC3220MODAx modules can occur. To prevent current draw, TI recommends any one of the following conditions:

- All devices interfaced to CC3220MODx and CC3220MODAx modules must be powered from the same power rail as the chip.
- Use level shifters between the device and any external devices fed from other independent rails.
- The nRESET pin of the CC3220MODx and CC3220MODAx modules must be held low until the VBAT supply to the module is driven and stable.
- All GPIO pins default to high impedance unless programmed by the MCU. The bootloader sets the TDI, TDO, TCK, TMS, and Flash SPI pins to mode 1. All the other pins are left in the Hi-Z state.

Table 7-3. Pin Attributes and Pin Multiplexing

GENE	GENERAL PIN ATTRIBUTES					FUNCTION					PAD STATES		
Pkg. Pin	Pin Alias	Use	Select as Wakeu p Source	Confi g. Addl. Analo g Mux	Muxed With JTAG	Dig. Pin Mux Config. Reg.	Dig. Pin Mux Confi g. Mode Value	Signal Name	Signal Description	Signa I Direct ion	LPD S ⁽¹⁾	Hib ⁽²⁾	nRESET =
1	GND	GND	N/A	N/A	N/A	N/A	N/A	GND	GND	N/A	N/A	N/A	N/A
2	GND	GND	N/A	N/A	N/A	N/A	N/A	GND	GND	N/A	N/A	N/A	N/A



GENE	RAL PIN A	TTRIBUT		<i>1-</i> 0.	🔨	FUNCTION		munipiex	ing (continu	Juj	PAD ST	ATES		
Pkg. Pin	Pin Alias	Use	Select as Wakeu p Source	Confi g. Addl. Analo g Mux	Muxed With JTAG	Dig. Pin Mux Config. Reg.	Dig. Pin Mux Confi g. Mode Value	Signal Name	Signal Description	Signa I Direct ion	LPD S ⁽¹⁾	Hib ⁽²⁾	nRESET =	
							0	GPIO10	GPIO	I/O	Hi-Z, Pull, Drive			
						GPIO_PA	1	I2C_SCL	I ² C clock	I/O (open drain)	Hi-Z, Pull, Drive			
3	GPIO10	I/O	No	No	No	D_ CONFIG_1 0	3	GT_PWM06	Pulse-width modulated O/P	0	Hi-Z, Pull, Drive	Hi-Z, Pull, Drive	Hi-Z	
						(0x4402 E0C8)	7	UART1_TX	UART TX data	0	1	Dilve		
							6	SDCARD_CL K	SD card clock	0	0			
							12	GT_CCP01	Timer capture port	I	Hi-Z, Pull, Drive			
								0	GPIO11	GPIO	I/O	Hi-Z, Pull, Drive		
							1	I2C_SDA	I ² C data	I/O (open drain)	Hi-Z, Pull, Drive			
							3	GT_PWM07	Pulse-width modulated O/P	0	Hi-Z, Pull, Drive			
4	GPIO11	I/O	Yes	No	No	GPIO_PA D_ CONFIG_1	4	pXCLK (XVCLK)	Free clock to parallel camera	0	0	Hi-Z,	Hi-Z	
4	GPIOTI	1/0	res	No	INO	1 (0x4402 E0CC)	6	SDCARD_C MD	SD card command line	I/O (open drain)	Hi-Z, Pull, Drive	Pull, Drive	ПІ-Д	
							7	UART1_RX	UART RX data	I	Hi-Z, Pull, Drive			
								12	GT_CCP02	Timer capture port	I	Hi-Z, Pull, Drive		
							13	MCAFSX	I2S audio port frame sync	0	Hi-Z, Pull, Drive			



GENE	RAL PIN A	TTRIBUT		ie /-3.	PIII A	Attributes and Pin Multiplexing (continued)						PAD STATES			
Pkg. Pin	Pin Alias	Use	Select as Wakeu p Source	Confi g. Addl. Analo g Mux	Muxed With JTAG	Dig. Pin Mux Config. Reg.	Dig. Pin Mux Confi g. Mode Value	Signal Name	Signal Description	Signa I Direct ion	LPD S ⁽¹⁾	Hib ⁽²⁾	nRESET =		
							0	GPIO14	GPIO	I/O					
						GPIO_PA	5	I2C_SCL	I ² C clock	I/O (open drain)					
5	GPIO14	I/O	No	No	No	CONFIG_1	7	GSPI_CLK	General SPI clock	I/O	Hi-Z, Pull,	Hi-Z, Pull,	Hi-Z		
						4 (0x4402 E0D8)	4	pDATA8 (CAM_D4)	Parallel camera data bit 4	I	Drive	Drive			
							12	GT_CCP05	Timer capture port	I					
							0	GPIO15	GPIO	I/O					
			No		No		GPIO_PA D_ CONFIG_1 5 (0x4402 E0DC)	5	I2C_SDA	I ² C data	I/O (open drain)				
				No				D_	D_	7	GSPI_MISO	General SPI MISO	I/O	Hi-Z,	Hi-Z,
6	GPIO15	I/O				5 (0x4402		4	pDATA9 (CAM_D5)	Parallel camera data bit 5	I	Pull, Drive	Pull, Drive	Hi-Z	
							13	GT_CCP06	Timer capture port	I					
							8	SDCARD_ DATA0	SD card data	I/O					
											Hi-Z, Pull, Drive				
							0	GPIO16	GPIO	I/O	Hi-Z, Pull, Drive				
						ODIO DA					Hi-Z, Pull, Drive				
7	GPIO16	I/O	No	No	No	GPIO_PA D_ CONFIG_1 6	7	GSPI_MOSI	General SPI MOSI	I/O	Hi-Z, Pull, Drive	Hi-Z, Pull,	Hi-Z		
						(0x4402 E0E0)	4	pDATA10 (CAM_D6)	Parallel camera data bit 6	I	Hi-Z, Pull, Drive	Drive			
							5	UART1_TX	UART1 TX data	0	1				
							13	GT_CCP07	Timer capture port	I	Hi-Z, Pull, Drive				
							8	SDCARD_CL K	SD card clock	0	Zero				



CENE	DAI DIN A	די ופוסדד		ie /-3.	PIN A			n Multiplex	ing (continu	iea)	DAD CT	ATEC	
GENE	RAL PIN A	ITRIBUT	ES	I		FUNCTION			<u> </u>		PAD S1	AIES	
Pkg. Pin	Pin Alias	Use	Select as Wakeu p Source	Confi g. Addl. Analo g Mux	Muxed With JTAG	Dig. Pin Mux Config. Reg.	Dig. Pin Mux Confi g. Mode Value		Signal Description	Signa I Direct ion	LPD S ⁽¹⁾	Hib ⁽²⁾	nRESET =
							0	GPIO17	GPIO	I/O			
						GPIO_PA	5	UART1_RX	UART1 RX data	I			
8	GPIO17	I/O	Yes	No	No	D_ CONFIG_1 7	7	GSPI_CS	General SPI chip select	I/O	Hi-Z, Pull,	Hi-Z, Pull,	Hi-Z
						(0x4402 E0E4)	4	pDATA11 (CAM_D7)	Parallel camera data bit 7	I	Drive	Drive	
							8	SDCARD_ CMD	SD card command line	I/O			
							0	GPIO12	GPIO	I/O	Hi-Z, Pull, Drive		
							3	McACLK	I2S audio port clock output	0	Hi-Z, Pull, Drive		
9	GPIO12	I/O	No	No	No	GPIO_PA D_ CONFIG_1 2	4	pVS (VSYNC)	Parallel camera vertical sync	I	Hi-Z, Pull, Drive	Hi-Z, Pull,	Hi-Z
						(0x4402 E0D0)	5	I2C_SCL	I ² C clock	I/O (open drain)	Hi-Z, Pull, Drive	Drive	
							7	UART0_TX	UART0 TX data	0	1		
							12	GT_CCP03	Timer capture port	I	Hi-Z, Pull, Drive		
							0	GPIO13	GPIO	I/O			
						GPIO_PA	5	I2C_SDA	I ² C data	I/O (open drain)			
10	GPIO13	I/O	Yes	No	No	D_ CONFIG_1 3 (0x4402	4	pHS (HSYNC)	Parallel camera horizontal sync	I	Hi-Z, Pull, Drive	Hi-Z, Pull, Drive	Hi-Z
						E0D4)	7	UART0_RX	UART0 RX data	I			
							12	GT_CCP04	Timer capture port	I			
						GPIO_PA	0	GPIO22	GPIO	I/O			
11	GPIO22	I/O	No	No	No	D_ CONFIG_2 2	7	McAFSX	I2S audio port frame sync	0	Hi-Z, Pull,	Hi-Z, Pull,	Hi-Z
						(0x4402 E0F8)	5	GT_CCP04	Timer capture port	I	Drive	Drive	



GENE	RAL PIN A	TTRIBUT		.5 / 5.	/40	FUNCTION		manipiox	ing (continu	. Ju.,	PAD ST	ATES	
Pkg. Pin	Pin Alias	Use	Select as Wakeu p Source	Confi g. Addl. Analo g Mux	Muxed With JTAG	Dig. Pin Mux Config. Reg.	Dig. Pin Mux Confi g. Mode Value	Signal Name	Signal Description	Signa I Direct ion	LPD S ⁽¹⁾	Hib ⁽²⁾	nRESET =
						GPIO_PA	1	TDI	JTAG TDI. Reset default pinout.	ı	Hi-Z, Pull,		
	JTAG_T				Muxed with	D_ CONFIG 2	0	GPIO23	GPIO	I/O	Drive	Hi-Z,	
12	DI	I/O	No	No	JTAG TDI	3 (0x4402	2	UART1_TX	UART1 TX data	0	1	Pull, Drive	Hi-Z
						E0FC)	9	I2C_SCL	I2C clock	I/O (open drain)	Hi-Z, Pull, Drive		
13	FLASH_ SPI_ MISO	N/A	N/A	N/A	N/A	N/A	N/A	FLASH_SPI_ MISO	Data from SPI serial Flash (fixed default)	N/A	Hi-Z	Hi-Z	Hi-Z
14	FLASH_ SPI_ nCS_IN	N/A	N/A	N/A	N/A	N/A	N/A	FLASH_SPI_ nCS_IN	Chip select to SPI serial Flash (fixed default)	N/A	1	Hi-Z, Pull, Drive	Hi-Z
15	FLASH_ SPI_CL K	N/A	N/A	N/A	N/A	N/A	N/A	FLASH_SPI_ CLK	Clock to SPI serial Flash (fixed default)	N/A	Hi-Z, Pull, Drive ⁽³⁾	Hi-Z, Pull, Drive	Hi-Z
16	GND	GND	N/A	N/A	N/A	N/A	N/A	GND	GND	N/A	N/A	N/A	N/A
17	FLASH_ SPI_ MOSI	N/A	N/A	N/A	N/A	N/A	N/A	FLASH_SPI_ MOSI	Data to SPI serial Flash (fixed default)	N/A	Hi-Z, Pull, Drive ⁽³⁾	Hi-Z, Pull, Drive	Hi-Z
							1	TDO	JTAG TDO. Reset default pinout.	0			
							0	GPIO24	GPIO	I/O		Duite	
					Muxed	GPIO_PA D	5	PWM0	Pulse-width modulated O/P	0		Drive n high in	
18	JTAG_T DO	I/O	Yes	No	with JTAG	CONFIG_ 24	2	UART1_RX	UART1 RX data	I	Hi-Z, Pull, Drive	SWD; drive	Hi-Z
					TDO	(0x4402 E100)	9	I2C_SDA	I ² C data	I/O (open drain)		n low in 4- wire JTAG	
							4	GT_CCP06	Timer capture port	I			
							6	McAFSX	I2S audio port frame sync	0			
19	GPIO28	I/O	No	No	No	GPIO_PA	0	GPIO28	GPIO	I/O	Hi-Z, Pull, Drive	Hi-Z, Pull, Drive	Hi-Z
20	NC	WLAN analog	N/A	N/A	N/A	N/A	N/A	NC	Reserved	N/A	N/A	N/A	N/A



GENEI	RAL PIN A	TTRIBUT	10 7 0.	1 111 / 1	FUNCTION		II Multiplex	ing (continu	icu,	PAD ST	ATES		
Pkg. Pin	Pin Alias	Use	Select as Wakeu p Source	Confi g. Addl. Analo g Mux	Muxed With JTAG	Dig. Pin Mux Config. Reg.	Dig. Pin Mux Confi g. Mode Value	Signal Name	Signal Description	Signa I Direct ion	LPD S ⁽¹⁾	Hib ⁽²⁾	nRESET =
21	JTAG_T CK	I/O	No	No	Muxed with JTAG/ SWD- TCK	GPIO_PA D_ CONFIG_ 28 (0x4402 E110)	8	TCK GT_PWM03	JTAG/SWD TCK. Reset default pinout. Pulse-width modulated O/P	0	Hi-Z, Pull, Drive	Hi-Z, Pull, Drive	Hi-Z
22	JTAG_T MS	I/O	No	No	Muxed with JTAG/ SWD- TMSC	GPIO_PA D_ CONFIG_ 29 (0x4402	1	TMS GPIO29	JTAG/SWD TMS. Reset default pinout.	I/O	Hi-Z, Pull, Drive	Hi-Z, Pull, Drive	Hi-Z
						E114)	0	GPI029 GPI025	GPIO GPIO	0	Hi-Z, Pull, Drive		
						GPIO PA	9	GT_PWM02	Pulse-width modulated O/P	0	Hi-Z, Pull, Drive		
23 ⁽⁴⁾	SOP2	O only	No	No	No	D_ CONFIG_ 25	2	McAFSX	I2S audio port frame sync	0	Hi-Z, Pull, Drive	Drive n Low	Hi-Z
						(0x4402 E104)	See ⁽⁵⁾	TCXO_EN	Enable to optional external 40- MHz TCXO	0	0		
							See ⁽⁶⁾	SOP2	Sense-on- power 2	I	Hi-Z, Pull, Drive		
24	SOP1	Config sense	N/A	N/A	N/A	N/A	N/A	SOP1	Sense-on- power 1	N/A	N/A	N/A	N/A
25 ⁽⁷⁾	ANT_SE L1	O only	No	User config not requir ed	No	GPIO_PA D_ CONFIG_2 6 (0x4402 E108)	0	ANTSEL1 ⁽³⁾	Antenna selection control	0	Hi-Z, Pull, Drive	Hi-Z, Pull, Drive	Hi-Z
26 ⁽⁷⁾	ANT_SE L2	O only	No	User config not requir ed	No	GPIO_PA D_ CONFIG_2 7 (0x4402 E10C)	0	ANTSEL2 ⁽³⁾	Antenna selection control	0	Hi-Z, Pull, Drive	Hi-Z, Pull, Drive	Hi-Z
27	GND	GND	N/A	N/A	N/A	N/A	N/A	GND	GND	N/A	N/A	N/A	N/A
28	GND	GND	N/A	N/A	N/A	N/A	N/A	GND	GND	N/A	N/A	N/A	N/A
29	NC	WLAN analog	N/A	N/A	N/A	N/A	N/A	NC	Reserved	N/A	N/A	N/A	N/A
30	GND	GND	N/A	N/A	N/A	N/A	N/A	GND	GND	N/A	N/A	N/A	N/A



GENE	RAL PIN A	TTRIBUT		ie /-3.	FIIIA	FUNCTION	illu Pi	iii wuuupiex	ing (continu	ieu)	PAD ST	TATES	
Pkg. Pin	Pin Alias	Use	Select as Wakeu p Source	Confi g. Addl. Analo g Mux	Muxed With JTAG	Dig. Pin Mux Config. Reg.	Dig. Pin Mux Confi g. Mode Value	Signal Name	Signal Description	Signa I Direct ion	LPD S ⁽¹⁾	Hib ⁽²⁾	nRESET =
31	RF_BG	WLAN analog	N/A	N/A	N/A	N/A	N/A	CC3220MOD x: RF BG band CC3220MOD Ax: NC	N/A	N/A	N/A	N/A	N/A
32	GND	GND	N/A	N/A	N/A	N/A	N/A	GND	GND	N/A	N/A	N/A	N/A
33	NC	WLAN analog	N/A	N/A	N/A	N/A		NC	Reserved				
34	SOP0	Config sense	N/A	N/A	N/A	N/A	N/A	SOP0	Sense-on- power 0	N/A	N/A	N/A	N/A
35	nRESET	Global reset	N/A	N/A	N/A	N/A	N/A	nRESET	Master chip reset. Active low.	N/A	N/A	N/A	N/A
36	VBAT_ RESET	Global reset	N/A	N/A	N/A	N/A	N/A	VBAT_RESE T	VBAT to nRESET pullup resistor	N/A	N/A	N/A	N/A
37	VBAT1	Supply	N/A	N/A	N/A	N/A	N/A	VBAT1	Analog DC/DC input (connected to chip input supply [VBAT])	N/A	N/A	N/A	N/A
38	GND	GND	N/A	N/A	N/A	N/A	N/A	GND	GND	N/A	N/A	N/A	N/A
39	NC	WLAN analog	N/A	N/A	N/A	N/A	N/A	NC	Reserved	N/A	N/A	N/A	N/A
40	VBAT2	Supply input	N/A	N/A	N/A	N/A	N/A	VBAT2	Analog input supply VBAT	N/A	N/A	N/A	N/A
41	NC	WLAN analog	N/A	N/A	N/A	N/A	N/A	NC	Reserved	N/A	N/A	N/A	N/A
							0	GPIO30	GPIO	I/O	Hi-Z, Pull, Drive		
							9	UART0_TX	UART0 TX data	0	1		
				User config not		GPIO_PA D_ CONFIG_3	2	McACLK	I2S audio port clock	0	Hi-Z, Pull, Drive	Hi-Z,	
42	GPIO30	I/O	No	requir ed	No	0 (0x4402 E118)	3	McAFSX	I2S audio port frame sync	0	Hi-Z, Pull, Drive	Pull, Drive	Hi-Z
						,	4	GT_CCP05	Timer capture port	I	Hi-Z, Pull, Drive		
							7	GSPI_MISO	General SPI MISO	I/O	Hi-Z, Pull, Drive		
43	GND	GND	N/A	N/A	N/A	N/A	N/A	GND	GND	N/A	N/A	N/A	N/A



GENEI	RAL PIN A	TTRIBUT		ie <i>i</i> -5.	····A	FUNCTION	iiiu Fi	iii inuitipiex	ing (continu	cuj	PAD ST	ATES														
Pkg. Pin	Pin Alias	Use	Select as Wakeu p Source	Confi g. Addl. Analo g Mux	Muxed With JTAG	Dig. Pin Mux Config. Reg.	Dig. Pin Mux Confi g. Mode Value	Signal Name	Signal Description	Signa I Direct ion	LPD S ⁽¹⁾	Hib ⁽²⁾	nRESET =													
							0	GPIO0	GPIO	I/O	Hi-Z, Pull, Drive	Hi-Z, Pull, Drive	Hi-Z													
							12	UART0_CTS	UART0 Clear- to-Send input (active low)	I	Hi-Z, Pull, Drive															
							6	McAXR1	I2S audio port data 1 (RX/TX)	I/O	Hi-Z, Pull, Drive															
				User config		GPIO_PA D	7	GT_CCP00	Timer capture port	I	Hi-Z, Pull, Drive															
44	GPIO0	I/O	No	not requir ed	No	CONFIG_0 (0x4402 E0A0)	9	GSPI_CS	General SPI chip select	I/O	Hi-Z, Pull, Drive	Hi-Z, Pull,	Hi-Z													
							10	UART1_RTS	UART1 Request-to- Send (active low)	0	1	Drive														
							3	UART0_RTS	UART0 Request-to- Send (active low)	0	1															
							4	McAXR0	I2S audio port data 0 (RX/TX)	I/O	Hi-Z, Pull, Drive															
45	NC	WLAN analog	N/A	N/A	N/A	N/A	N/A	NC	Reserved	N/A	N/A	N/A	N/A													
							0	GPIO1	GPIO	I/O	Hi-Z, Pull, Drive															
						GPIO_PA	D_ lo CONFIG_1 (0x4402	D_ CONFIG_1 (0x4402	D_ CONFIG_1 (0x4402	D_ CONFIG_1 (0x4402	3	UART0_TX	UART0 TX data	0	1											
46	GPIO1	I/O	No	No	No						D_ CONFIG_1 (0x4402	4	pCLK (PIXCLK)	Pixel clock from parallel camera sensor	I	Hi-Z, Pull, Drive	Hi-Z, Pull, Drive	Hi-Z								
																				E0A4)	6	UART1_TX	UART1 TX data	0	1	
								GT_CCP01	Timer capture port	I	Hi-Z, Pull, Drive															



GENE	RAI DINI A	TTRIRIT		ı€ /-3.	riii A	FUNCTION		ıı wuuupiex	ing (continu	eu)	PAD ST	ΔΤΕς	
GENE	Select Confi				ı	FUNCTION			I		PAD SI	AIES	
Pkg. Pin	Pin Alias	Use	Select as Wakeu p Source	Confi g. Addl. Analo g Mux	Muxed With JTAG	Dig. Pin Mux Config. Reg.	Dig. Pin Mux Confi g. Mode Value	Signal Name	Signal Description	Signa I Direct ion	LPD S ⁽¹⁾	Hib ⁽²⁾	nRESET =
							See ⁽⁵⁾	ADC_CH0	ADC channel 0 input (1.5-V max)	ı	Hi-Z, Pull, Drive		
		Analog				GPIO PA	0	GPIO2	GPIO	I/O	Hi-Z, Pull, Drive		
47 ⁽¹⁰⁾	GPIO2	input (up to 1.8 V)/ digital	Yes	See ⁽⁹⁾	No	D_ CONFIG_2 (0x4402	3	UART0_RX	UART0 RX data	ı	Hi-Z, Pull, Drive	Hi-Z, Pull, Drive	Hi-Z
		I/O				E0A8)	6	UART1_RX	UART1 RX data	ı	Hi-Z, Pull, Drive		
							7	GT_CCP02	Timer capture port	ı	Hi-Z, Pull, Drive		
							See ⁽⁵⁾	ADC_CH1	ADC channel 1 input (1.5-V max)	I	Hi-Z, Pull, Drive		
48 ⁽¹⁰⁾	GPIO3	Analog input (up to 1.8 V)/	No	See ⁽⁹⁾	No	GPIO_PA D_ CONFIG_3	0	GPIO3	GPIO	I/O	Hi-Z, Pull, Drive	Hi-Z, Pull,	Hi-Z
		digital				(0x4402 E0AC)	6	UART1_TX	UART1 TX data	0	1	Drive	
							4	pDATA7 (CAM_D3)	Parallel camera data bit 3	I	Hi-Z, Pull, Drive		
							See ⁽⁵⁾	ADC_CH2	ADC channel 2 input (1.5-V max)	I	Hi-Z, Pull, Drive		
49 ⁽¹⁰⁾	GPIO4	Analog input (up to	Yes	See ⁽⁹⁾	Yes	GPIO_PA D_ CONFIG 4	0	GPIO4	GPIO	I/O	Hi-Z, Pull, Drive	Hi-Z, Pull,	Hi-Z
7-3	GI 104	1.8 V)/ digital I/O	103	066	163	(0x4402 E0B0)	6	UART1_RX	UART1 RX data	ı	Hi-Z, Pull, Drive	Drive	I II-Z
							4	pDATA6 (CAM_D2)	Parallel camera data bit 2	I	Hi-Z, Pull, Drive		



GENEI	RAL PIN A	ATTRIBUT		ie 1-5.	IIIA	FUNCTION	allu i	ii wanipiez	ing (continu	euj	PAD ST	ATES	
Pkg. Pin	Pin Alias	Use	Select as Wakeu p Source	Confi g. Addl. Analo g Mux	Muxed With JTAG	Dig. Pin Mux Config. Reg.	Dig. Pin Mux Confi g. Mode Value	Signal Name	Signal Description	Signa I Direct ion	LPD S ⁽¹⁾	Hib ⁽²⁾	nRESET =
							See ⁽⁵⁾	ADC_CH3	ADC channel 3 input (1.5 V max)	I	i-Z, Pull, Drive		
						GPIO_PA	0	GPIO5	GPIO	I/O	Hi-Z, Pull, Drive		
50 ⁽¹⁰⁾	GPIO5	Analog input up to 1.5 V	No	See ⁽⁹⁾	No	D_ CONFIG_5 (0x4402	4	pDATA5 (CAM_D1)	Parallel camera data bit 1	I	Hi-Z, Pull, Drive	Hi-Z, Pull, Drive	Hi-Z
						E0B4)	6	McAXR1	I2S audio port data 1 (RX, TX)	I/O	Hi-Z, Pull, Drive		
							7	GT_CCP05	Timer capture port	_	Hi-Z, Pull, Drive		
							0	GPIO6	GPIO	I/O	Hi-Z, Pull, Drive		
							5	UART0_RTS	UART0 Request-to- Send (active low)	0	1		
51	GPIO6	I/O	No	No	No	GPIO_PA D_ CONFIG_6	4	pDATA4 (CAM_D0)	Parallel camera data bit 0	I	Hi-Z, Pull, Drive	Hi-Z, Pull,	Hi-Z
						(0x4402 E0B8)	3	UART1_CTS	UART1 Clear to send (active low)	I	Hi-Z, Pull, Drive	Drive	
							6	UART0_CTS	UART0 Clear to send (active low)	I	Hi-Z, Pull, Drive		
							7	GT_CCP06	Timer capture port	I	Hi-Z, Pull, Drive		
							0	GPIO7	GPIO	I/O	Hi-Z, Pull, Drive		
						ODIO DA	13	McACLK	I2S audio port clock	0	Hi-Z, Pull, Drive		
52	GPIO7	I/O	No	No	No	GPIO_PA D_ CONFIG_7 (0x4402 E0BC)	3	UART1_RTS	UART1 Request to send (active low)	0	1	Hi-Z, Pull, Drive	Hi-Z
							10	UART0_RTS	UART0 Request to send (active low)	0	1		
							11	UART0_TX	UART0 TX data	0	1		



GENE	RAL PIN A	TTRIBUT				FUNCTION			ing (continu		PAD ST	ATES	
Pkg. Pin	Pin Alias	Use	Select as Wakeu p Source	Confi g. Addl. Analo g Mux	Muxed With JTAG	Dig. Pin Mux Config. Reg.	Dig. Pin Mux Confi g. Mode Value	Signal Name	Signal Description	Signa I Direct ion	LPD S ⁽¹⁾	Hib ⁽²⁾	nRESET =
							0	GPIO8	GPIO	I/O			
53	GPIO8	I/O	No	No	No	GPIO_PA D_ CONFIG_8	6	SDCARD_IR Q	Interrupt from SD card (future support)	I	Hi-Z, Pull,	Hi-Z, Pull,	Hi-Z
						(0x4402 E0C0)	7	McAFSX	I2S audio port frame sync	0	Drive	Drive	
							12	GT_CCP06	Timer capture port	I			
							0	GPIO9	GPIO	I/O			
						GPIO_PA	3	GT_PWM05	Pulse-width modulated O/P	0			
54	GPIO9	I/O	No	No	No	D_ CONFIG_9 (0x4402	6	SDCARD_ DATA0	SD card data	I/O	Hi-Z, Pull, Drive	Hi-Z, Pull, Drive	Hi-Z
						E0C4)	7	McAXR0	I2S audio port data (RX, TX)	I/O	Biivo	Diive	
							12	GT_CCP00	Timer capture port	I			
55	GND	GND	N/A	N/A	N/A	N/A	N/A	GND	GND	N/A	N/A	N/A	N/A
56	GND	GND	N/A	N/A	N/A	N/A	N/A	GND	GND	N/A	N/A	N/A	N/A
57	GND	GND	N/A	N/A	N/A	N/A	N/A	GND	GND	N/A	N/A	N/A	N/A
58	GND	GND	N/A	N/A	N/A	N/A	N/A	GND	GND	N/A	N/A	N/A	N/A
59	GND	GND	N/A	N/A	N/A	N/A	N/A	GND	GND	N/A	N/A	N/A	N/A
60	GND	GND	N/A	N/A	N/A	N/A	N/A	GND	GND	N/A	N/A	N/A	N/A
61	GND	GND	N/A	N/A	N/A	N/A	N/A	GND	GND	N/A	N/A	N/A	N/A
62	GND	GND	N/A	N/A	N/A	N/A	N/A	GND	GND	N/A	N/A	N/A	N/A
63	GND	GND	N/A	N/A	N/A	N/A	N/A	GND	GND	N/A	N/A	N/A	N/A



7.5 Drive Strength and Reset States for Analog-Digital Multiplexed Pins

Table 7-4 describes the use, drive strength, and default state of analog- and digital-multiplexed pins at first-time power up and reset (nRESET pulled low).

Table 7-4. Drive Strength and Reset States for Analog-Digital Multiplexed Pins

PIN	BOARD LEVEL CONFIGURATION AND USE	DEFAULT STATE AT FIRST POWER UP OR FORCED RESET	STATE AFTER CONFIGURATION OF ANALOG SWITCHES (ACTIVE, LPDS, and HIB POWER MODES)	MAXIMUM EFFECTIVE DRIVE STRENGTH (mA)
25	Connected to the enable pin of the RF switch (ANT_SEL1). Other use is not recommended.	Analog is isolated. The digital I/O cell is also isolated.	Determined by the I/O state, as are other digital I/Os.	4
26	Connected to the enable pin of the RF switch (ANT_SEL2). Other use is not recommended.	Analog is isolated. The digital I/O cell is also isolated.	Determined by the I/O state, as are other digital I/Os.	4
44	Generic I/O	Analog is isolated. The digital I/O cell is also isolated.	Determined by the I/O state, as are other digital I/Os.	4
42	Generic I/O	Analog is isolated. The digital I/O cell is also isolated.	Determined by the I/O state, as are other digital I/Os.	4
47	Analog signal (1.8-V absolute, 1.46-V full scale)	ADC is isolated. The digital I/O cell is also isolated.	Determined by the I/O state, as are other digital I/Os.	4
48	Analog signal (1.8-V absolute, 1.46-V full scale)	ADC is isolated. The digital I/O cell is also isolated.	Determined by the I/O state, as are other digital I/Os.	4
49	Analog signal (1.8-V absolute, 1.46-V full scale)	ADC is isolated. The digital I/O cell is also isolated.	Determined by the I/O state, as are other digital I/Os.	4
50	Analog signal (1.8-V absolute, 1.46-V full scale)	ADC is isolated. The digital I/O cell is also isolated.	Determined by the I/O state, as are other digital I/Os.	4

7.6 Pad State After Application of Power to Chip, but Before Reset Release

When a stable power is applied to the CC3220MODx or CC3220MODAx module for the first time or when supply voltage is restored to the proper value following a prior period with supply voltage below 1.5 V, the level of the digital pads are undefined in the period starting from the release of nRESET and until the DIG_DCDC of the CC3220x chip powers up. This period is less than approximately 10 ms. During this period, pads can be internally pulled weakly in either direction. If a certain set of pins are required to have a definite value during this pre-reset period, an appropriate pullup or pulldown must be used at the board level. The recommended value of these external pullup or pulldown resistors is 2.7 k Ω .

Product Folder Links: CC3220MOD CC3220MODA



8 Specifications

8.1 Absolute Maximum Ratings

All measurements are referenced at the module pins unless otherwise indicated. All specifications are over process and voltage unless otherwise indicated.

Over operating free-air temperature range (unless otherwise noted)(1) (2)

	MIN	MAX	UNIT
V _{BAT}	-0.5	3.8	V
Digital I/O	-0.5	V _{BAT} + 0.5	V
RF pin	-0.5	2.1	V
Analog pins	-0.5	2.1	V
Operating temperature (T _A)	-40	85	°C
Storage temperature (T _{stg})	-40	85	°C
Junction temperature $(T_j)^{(3)}$		120	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to V_{SS}, unless otherwise noted.
- (3) Junction temperature is for the CC3220x device that is contained within the module.

8.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per ANSI	/ESDA/JEDEC JS001 ⁽¹⁾	±2000	
V _{ESD}	Electrostatic discharge	Charged device model (CDM), per JESD22-C101 ⁽²⁾	All pins	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(2) (1)(3)

	MIN	TYP	MAX	UNIT
V _{BAT}	2.3	3.3	3.6	V
Operating temperature	-40	25	85	°C
Ambient thermal slew	-20		20	°C/minute

- (1) When operating at an ambient temperature of over 75°C, the transmit duty cycle must remain below 50% to avoid the auto-protect feature of the power amplifier. If the auto-protect feature triggers, the device takes a maximum of 60 seconds to restart the transmission
- (2) To ensure WLAN performance, the ripple on the power supply must be less than ±300 mV. The ripple should not cause the supply to fall below the brownout voltage.
- (3) The minimum voltage specified includes the ripple on the supply voltage and all other transient dips. The brownout condition is also 2.1 V, and care must be taken when operating at the minimum specified voltage.



8.4 Current Consumption (CC3220MODS and CC3220MODAS)

 $T_A = 25 \, ^{\circ}C, \, V_{BAT} = 3.6 \, V$

PARAMETER TEST C		TEST CONDITIONS(1	CONDITIONS ⁽¹⁾ (2)		MAX	UNIT		
			4 0000	TX power level = 0	272			
			1 DSSS	TX power level = 4	190			
		TV	COEDM	TX power level = 0	248			
MCU ACTIVE	ANA/D A OTIVE	TX	6 OFDM	TX power level = 4	182			
	NWP ACTIVE		54 OFPM	TX power level = 0	223		mA	
			54 OFDM	TX power level = 4	160			
		RX ⁽⁶⁾	1 DSSS		59			
		RX(o)	54 OFDM		59			
	NWP idle connec	ted ⁽³⁾	<u>'</u>		15.3			
			4 0000	TX power level = 0	269			
		1 DSSS	TX power level = 4	187				
		TV	COEDM	TX power level = 0	245			
	NWP ACTIVE	TX	6 OFDM	TX power level = 4	179			
MCU SLEEP			54 OFDM	TX power level = 0	220		mA	
			54 OFDM	TX power level = 4	157			
		RX ⁽⁶⁾	1 DSSS	1 DSSS				
		RX ⁽⁰⁾	54 OFDM		56			
	NWP idle connec	ted ⁽³⁾	(3)					
		TX	1 DSSS	TX power level = 0	266			
				TX power level = 4	184			
			6 OFDM	TX power level = 0	242			
	NIMP active		6 OFDM	TX power level = 4	176		A	
MCU LPDS	NWP active		54 OFDM	TX power level = 0	217		mA	
MICO LPDS				TX power level = 4	= 4 154			
		RX ⁽⁶⁾	1 DSSS	1 DSSS				
		RX(o)	54 OFDM		53			
	NWP LPDS ⁽⁴⁾	P LPDS ⁽⁴⁾			135		μΑ	
NWP idle connec		ted ⁽³⁾	(3)				μΑ	
MCU hibernate	NWP hibernate				5			
MCU shutdown	MCU shutdown NWP shutdown		1		μA			
	<u> </u>	V _{BAT} = 3.6 V			420			
Peak calibration cu	urrent ⁽⁵⁾	V _{BAT} = 3.3 V			450		mA	
		V _{BAT} = 2.3 V			620			

⁽¹⁾ TX power level = 0 implies maximum power (see Figure 8-1, Figure 8-2, and Figure 8-3). TX power level = 4 implies output power backed off approximately 4 dB.

⁽²⁾ CC3220MODx and CC3220MODAx are constant, power-source systems. The active current numbers scale based on the V_{BAT} voltage supplied.

⁽³⁾ DTIM = 1

⁽⁴⁾ The LPDS number of reported is with retention of 256KB of MCU SRAM. The CC3220MODx and CC3220MODAx modules can be configured to retain 0KB, 64KB, 128KB, 192KB, or 256KB of SRAM in LPDS. Each 64-KB block of MCU retained SRAM increases LPDS current by 4 μA.

⁽⁵⁾ The complete calibration can take up to 17 mJ of energy from the battery over a time of 24 ms. In default mode, calibration is performed sparingly, and typically occurs when re-enabling the NWP and when the temperature has changed by more than 20°C. There are two additional calibration modes that may be used to reduced or completely eliminate the calibration event. For further details, see CC3x20 SimpleLink™ Wi-Fi® and Internet of Things Network Processor Programmer's Guide.

⁽⁶⁾ The RX current is measured with a 1-Mbps throughput rate.



8.5 Current Consumption (CC3220MODSF and CC3220MODASF)

 $T_A = 25 \, ^{\circ}C, \, V_{BAT} = 3.6 \, V$

PARAMETER TEST CONDITIONS		TEST CONDITIONS(1) (2)	MIN TYP	MAX	UNIT	
			4 0000	TX power level = 0	286		
			1 DSSS	TX power level = 4	202		
		TV	C OFDM	TX power level = 0	255		
MCU ACTIVE	ANA/D A OTIV/E	TX	6 OFDM	TX power level = 4	192		
	NWP ACTIVE		E4 OFDM	TX power level = 0	232		mA
			54 OFDM	TX power level = 4	174		
		RX ⁽³⁾	1 DSSS		74		
		RA(°)	54 OFDM		74		
	NWP idle connec	ted ⁽⁴⁾	·		25.2		
			1 DSSS	TX power level = 0	282		
			1 0555	TX power level = 4	198		
MCU SLEEP		TX	6 OFDM	TX power level = 0	251		
	NWP ACTIVE	1 1	6 OFDIVI	TX power level = 4	188		1
			54 OFDM	TX power level = 0	228		mA
			54 OFDIVI	TX power level = 4	170		
		RX ⁽³⁾	1 DSSS		70		
		IKA(*/	54 OFDM		70		
	NWP idle connec	e connected ⁽⁴⁾			21.2		
			1 DSSS	TX power level = 0	266		
				TX power level = 4	184		
		TX	6 OFDM	TX power level = 0	242		
	NWP active			TX power level = 4	176		mA
MCU LPDS			54 OFDM	TX power level = 0	217		111/4
WCO LI DO			34 OI DIVI	TX power level = 4	154		
		RX ⁽³⁾	1 DSSS	1 DSSS			
		IKK**	54 OFDM		53		
	NWP LPDS ⁽⁵⁾	NWP LPDS ⁽⁵⁾			135		μA
NWP idle connected ⁽⁴⁾		ted ⁽⁴⁾	4)				μΑ
MCU hibernate	NWP hibernate				5		
MCU shutdown NWP shutdown				1		μA	
		V _{BAT} = 3.6 V			420		
Peak calibration cu	urrent ⁽⁵⁾	V _{BAT} = 3.3 V			450		mA
		V _{BAT} = 2.3 V			620		

⁽¹⁾ TX power level = 0 implies maximum power (see Figure 8-1, Figure 8-2, and Figure 8-3). TX power level = 4 implies output power backed off approximately 4 dB.

⁽²⁾ CC3220MODx and CC3220MODAx are constant, power-source systems. The active current numbers scale based on the V_{BAT} voltage supplied.

⁽³⁾ The RX current is measured with a 1-Mbps throughput rate.

⁽⁴⁾ DTIM = 1

⁽⁵⁾ The LPDS number of reported is with retention of 256KB of MCU SRAM. The CC3220MODx and CC3220MODAx modules can be configured to retain 0KB, 64KB, 128KB, 192KB, or 256KB of SRAM in LPDS. Each 64-KB block of MCU retained SRAM increases LPDS current by 4 μA.



8.6 TX Power and IBAT Versus TX Power Level Settings

Figure 8-1, Figure 8-2, and Figure 8-3 show TX Power and IBAT versus TX power level settings for the CC3220MODS module at modulations of 1 DSSS, 6 OFDM, and 54 OFDM, respectively. For the CC3220MODSF module, the IBAT current has an increase of approximately 10 mA to 15 mA depending on the transmitted rate. The TX power level will remain the same.

In Figure 8-1, the area enclosed in the circle represents a significant reduction in current during transition from TX power level 3 to level 4. In the case of lower range requirements (14-dBm output power), TI recommends using TX power level 4 to reduce the current.




Figure 8-1. TX Power and IBAT vs TX Power Level Settings (1 DSSS)




Figure 8-2. TX Power and IBAT vs TX Power Level Settings (6 OFDM)




Figure 8-3. TX Power and IBAT vs TX Power Level Settings (54 OFDM)

8.7 Brownout and Blackout Conditions

The module enters a brownout condition whenever the input voltage dips below $V_{BROWNOUT}$ (see Figure 8-4 and Figure 8-5). This condition must be considered during design of the power supply routing, especially if operating from a battery. High-current operations, such as a TX packet or any external activity (not necessarily related directly to networking) can cause a drop in the supply voltage, potentially triggering a brownout. The resistance includes the internal resistance of the battery, contact resistance of the battery holder (four contacts for a 2× AA battery), and the wiring and PCB routing resistance.

Note

When the module is in HIBERNATE state, brownout is not detected. Only blackout is in effect during HIBERNATE state.




Figure 8-4. Brownout and Blackout Levels (1 of 2)




Figure 8-5. Brownout and Blackout Levels (2 of 2)

In the brownout condition, all sections of the device shut down within the module except for the Hibernate block (including the 32-kHz RTC clock), which remains on. The current in this state can reach approximately 400 μ A. The blackout condition is equivalent to a hardware reset event in which all states within the module are lost. $V_{brownout}$ = 2.1 V and $V_{blackout}$ = 1.67 V



Table 8-1 lists the brownout and blackout voltage levels.

Table 8-1. Brownout and Blackout Voltage Levels

CONDITION	VOLTAGE LEVEL	UNIT
V _{brownout}	2.1	V
V _{blackout}	1.67	V

8.8 Electrical Characteristics

 $T_A = 25^{\circ}C, V_{BAT} = 3.3 V$

	PARAMETE	:R	TEST CONDITIONS(1)	MIN	NOM	MAX	UNIT
GPIO P	ins Except 25, 26	6, 42, and 44 (25°C)				
C _{IN}	Pin capacitance				4		pF
V _{IH}	High-level input v	oltage		0.65 × V _{DD}		V _{DD} + 0.5 V	V
V _{IL}	Low-level input ve	oltage		-0.5		0.35 × V _{DD}	V
I _{IH}	High-level input of	urrent			5		nA
I _{IL}	Low-level input co	urrent			5		nA
			IL = 2 mA; configured I/O drive strength = 2 mA; 2.4 V ≤ V _{DD} < 3.6 V			V _{DD} × 0.8	
.,	High lovel output	voltogo	IL = 4 mA; configured I/O drive strength = 4 mA; 2.4 V ≤ V _{DD} < 3.6 V			V _{DD} × 0.7	V
v он	⁷ OH High-level output voltage	voltage	IL = 6 mA; configured I/O drive strength = 6 mA; 2.4 V ≤ V _{DD} < 3.6 V			V _{DD} × 0.7	V
			IL = 2 mA; configured I/O drive strength = 2 mA; 2.3 V ≤ V _{DD} < 2.4 V			V _{DD} × 0.75	
			IL = 2 mA; configured I/O drive strength = 2 mA; $2.4 \text{ V} \leq \text{V}_{DD} < 3.6 \text{ V}$	V _{DD} × 0.2			
.,	Low-level output	voltago	IL = 4 mA; configured I/O drive strength = 4 mA; 2.4 V ≤ V _{DD} < 3.6 V	V _{DD} × 0.2			V
V _{OL}	Low-level output	vollage	IL = 6 mA; configured I/O drive strength = 6 mA; $2.4 \text{ V} \leq \text{V}_{DD} < 3.6 \text{ V}$	V _{DD} × 0.2			V
			IL = 2 mA; configured I/O drive strength = 2 mA; 2.3 V ≤ V _{DD} < 2.4 V	V _{DD} × 0.25			
	2-mA dri			2			
ОН	High-level source current	4-mA drive		4			mA
	Course Current	6-mA drive		6			
		2-mA drive		2			
OL	Low-level sink current	4-mA drive		4			mA
	S Gallone	6-mA drive		6			



 $T_{\Delta} = 25^{\circ}C, V_{B\Delta T} = 3.3 \text{ V}$

	PARAMETE	ER	TEST CONDITIONS(1)	MIN	NOM	MAX	UNIT	
GPIO	Pins 25, 26, 42, ar	nd 44 (25°C)						
C _{IN}	Pin capacitance				7		pF	
V _{IH}	High-level input	voltage		0.65 × V _{DD}		V _{DD} + 0.5 V	V	
V _{IL}	Low-level input v	roltage		-0.5		0.35 × V _{DD}	V	
I _{IH}	High-level input	current			50		nA	
I _{IL}	Low-level input current				50		nA	
	_H High-level output voltage		IL = 2 mA; configured I/O drive strength = 2 mA; 2.4 V ≤ V _{DD} < 3.6 V			V _{DD} × 0.8		
V_{OH}			IL = 4 mA; configured I/O drive strength = 4 mA; $2.4 \text{ V} \le \text{V}_{DD} < 3.6 \text{ V}$			V _{DD} × 0.7	V	
VОН			IL = 6 mA; configured I/O drive strength = 6 mA; $2.4 \text{ V} \le \text{V}_{DD} < 3.6 \text{ V}$			V _{DD} × 0.7	V	
			IL = 2 mA; configured I/O drive strength = 2 mA; $2.3 \text{ V} \leq \text{V}_{DD} < 2.4 \text{ V}$			V _{DD} × 0.75).75	
			IL = 2 mA; configured I/O drive strength = 2 mA; 2.4 V ≤ V _{DD} < 3.6 V	V _{DD} × 0.2				
V			IL = 4 mA; configured I/O drive strength = 4 mA; 2.4 V ≤ V _{DD} < 3.6 V	V _{DD} × 0.2			V	
V _{OL}	Low-level output	voltage	IL = 6 mA; configured I/O drive strength = 6 mA; 2.4 V ≤ V _{DD} < 3.6 V	V _{DD} × 0.2			V	
			IL = 2 mA; configured I/O drive strength = 2 mA; 2.3 V ≤ V _{DD} < 2.4 V	V _{DD} × 0.25				
	High-level	2-mA drive		1.5				
ОН	source current,	4-mA drive		2.5			mA	
	$V_{OH} = 2.4$	6-mA drive		3.5				
		2-mA drive		1.5				
I_{OL}	Low-level sink current	4-mA drive		2.5			mA	
	6-mA drive			3.5	3.5			
V_{IL}	nRESET ⁽²⁾				0.6		V	
Pin In	ternal Pullup and	Pulldown (25°	C)					
Іон	Pullup current (V _{DD} = 3.0 V)			5		10	μΑ	
l _{OL}	Pulldown current (V _{DD} = 3.0 V)	İ		5			μΑ	

⁽¹⁾ TI recommends using the lowest possible drive strength that is adequate for the applications. This recommendation minimizes the risk of interference to the WLAN radio and reduces any potential degradation of RF sensitivity and performance. The default drive strength setting is 6 mA.

⁽²⁾ The nRESET pin must be held below 0.6 V for the device to register a reset.



8.9 CC3220MODAx Antenna Characteristics

 $T_A = 25^{\circ}C$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Polarization			Linear		
Peak Gain	2450 MHz			2.5	dBi
Efficiency	2450 MHz		70%		

8.10 WLAN Receiver Characteristics

T_A = 25°C, V_{BAT} = 2.3 V to 3.6 V. Parameters measured at module pin on channel 6 (2437 MHz).

PARAMETER	RATE	MIN TYP	MAX	UNIT
	1 DSSS	-95.0		
	2 DSSS	-93.0		
	11 CCK	-87.0		
Sensitivity	6 OFDM	-89.5		
(8% PER for 11b rates, 10% PER for 11g or 11n rates)	9 OFDM	-89.0		dBm
(10% PER) ⁽¹⁾	18 OFDM	-85.5		
	36 OFDM	-79.5		
	54 OFDM	-73.5		
	MCS7 (mixed mode)	-69.5		
Maximum input level	802.11b	-3.0		dDm
(10% PER)	802.11g	-9.0		dBm

⁽¹⁾ Sensitivity is 1-dB worse on channel 13 (2472 MHz).

8.11 WLAN Transmitter Characteristics

 $T_A = 25$ °C, $V_{BAT} = 2.3$ V to 3.6 V. Parameters measured at module pin on channel 6 (2437 MHz) (1) (2).

PARAMETER	RATE	MIN	TYP	MAX	UNIT	
	1 DSSS		17.0			
	2 DSSS		17.0			
	11 CCK		17.3			
	6 OFDM		16.3			
Max RMS Output Power measured at 1 dB from IEEE spectral mask or EVM	9 OFDM		16.3		dBm	
TION IEEE Speedraf Mask of Evivi	18 OFDM		16			
	36 OFDM		15			
	54 OFDM		13.5			
	MCS7 (mixed mode)		12			
Transmit center frequency accuracy		-20		20	ppm	

⁽¹⁾ The edge channels (2412 MHz and 2462 MHz) have reduced TX power to meet FCC emission limits.

8.12 Reset Requirement

	PARAMETER	MIN	TYP MAX	UNIT
V _{IH}	Operation mode level		0.65 × V _{BAT}	V
V _{IL}	Shutdown mode level ⁽¹⁾	0	0.6	V
	Minimum time for nReset low for resetting the module	5		ms
T _r and T _f	Rise and fall times		20	μs

⁽¹⁾ The nRESET pin must be held below 0.6 V for the module to register a reset.

⁽²⁾ Power of 802.11b rates is reduced to meet ETSI requirements.



8.13 Thermal Resistance Characteristics for MOB and MON Packages

NAME	DESCRIPTION	°C/W ⁽¹⁾ (2)	AIR FLOW (m/s)(3)
RΘ _{JC}	Junction-to-case	11.4	0.00
RΘ _{JB}	Junction-to-board	8.0	0.00
RΘ _{JA}	Junction-to-free air	18.7	0.00
Psi _{JT}	Junction-to-package top	5.3	0.00
Psi _{JB}	Junction-to-board	7.7	0.00

- °C/W = degrees Celsius per watt.
- (2) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [RO_{JC}] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:
 - · JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air)
 - · JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
 - · JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
 - JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements

Power dissipation of 2 W and an ambient temperature of 70°C is assumed.

(3) m/s = meters per second.

8.14 Timing and Switching Characteristics

8.14.1 Power-Up Sequencing

For proper start-up of the CC3220MODx and CC3220MODAx modules, perform the recommended power-up sequencing as follows:

- 1. Tie V_{BAT1} (pin 37) and V_{BAT2} (pin 40) together on the board.
- 2. Hold the nRESET pin low while the supplies are ramping up.

Figure 8-6 shows the reset timing diagram for the first-time power-up and reset removal.




Figure 8-6. First-Time Power-Up and Reset Removal Timing Diagram



Table 8-2 lists the timing requirements for the first-time power-up and reset removal.

Table 8-2. First-Time Power-Up and Reset Removal Timing Requirements

ITEM	NAME	DESCRIPTION	MIN TYP MAX	UNIT
T1	Supply settling time	Depends on application board power supply, decoupling capacitor, and so on	3	ms
T2	Hardware wake-up time		25	ms
Т3	Initialization time	Internal 32-kHz crystal settling plus firmware initialization time plus radio calibration	1.35	s
TA	App code load time for CC3220MODS and CC3220MODAS	CC3220MODS and CC3220MODAS	Image size (KB) × 1.7 ms	
T4	App code load time for CC3220MODSF and CC3220MODASF	CC3220MODSF and CC3220MODASF	Image size (KB) × 0.06 ms	

8.14.2 Power-Down Sequencing

For proper power down of the CC3220MODx and CC3220MODAx module, ensure that the nRESET (pin 35) and nHIB (pin 4) pins have remained in a known state for a minimum of 200 ms before removing power from the module.

8.14.3 Device Reset

When a device restart is required, the user may issue a negative pulse to the nRESET pin. The user must ensure the reset is properly applied: A negative reset pulse (on pin 35) of at least 200-mS duration.

8.14.4 Wake Up From Hibernate Timing

Table 8-3 lists the software hibernate timing requirements.

Note

The internal 32.768-kHz crystal is kept enabled by default when the module goes to hibernate.

Table 8-3. Software Hibernate Timing Requirements

ITEM	NAME	DESCRIPTION	MIN	TYP	MAX	UNIT
T _{HIB_MIN}	Minimum hibernate time		10			ms
T _{wake_from_hib} (1)	Hardware wakeup time plus firmware initialization time		50 (2)		ms	
T APP CODE LOAD	App code load time for CC3220MODS and CC3220MODAS	CC3220MODS and CC3220MODAS	Image si	ze (KB) × 1.	7 ms	
T_APP_CODE_LOAD	App code load time for CC3220MODSF and CC3220MODASF	CC3220MODSF and CC3220MODASF	lmage siz	re (KB) × 0.0	06 ms	

⁽¹⁾ T_{wake_from_hib} can be 200 ms on rare occasions when calibration is performed. Calibration is performed sparingly, typically when exiting Hibernate and only if temperature has changed by more than 20°C or more than 24 hours have elapsed since a prior calibration.

⁽²⁾ Wake-up time can extend to 75 ms if a patch is downloaded from the serial Flash.

Figure 8-7 shows the timing diagram for wake up from the hibernate state.




Figure 8-7. Wake Up From Hibernate Timing Diagram

8.14.5 Peripherals Timing

This section describes the peripherals that are supported by the CC3220MODx and CC3220MODAx modules, as follows:

- SPI
- 12S
- GPIOs
- I²C
- IEEE 1149.1 JTAG
- ADC
- · Camera parallel port
- External Flash
- UART
- SD Host
- Timers

8.14.5.1 SPI

8.14.5.1.1 SPI Master

The CC3220MODx and CC3220MODAx microcontroller includes one SPI module, which can be configured as a master or slave device. The SPI includes a serial clock with programmable frequency, polarity, and phase; a programmable timing control between chip select and external clock generation; and a programmable delay before the first SPI word is transmitted. Slave mode does not include a dead cycle between two successive words.

Figure 8-8 shows the timing diagram for the SPI master.




Figure 8-8. SPI Master Timing Diagram

Table 8-4 lists the timing parameters for the SPI master.

Table 8-4. SPI Master Timing Parameters

ITEM	NAME	DESCRIPTION	MIN	MAX	UNIT			
	F ⁽¹⁾	Clock frequency		20	MHz			
T2	T _{clk} (1)	Clock period	50		ns			
	D ⁽¹⁾	Duty cycle	45%	55%				
T6	t _{IS} (1)	RX data setup time	1		ns			
T7	t _{IH} ⁽¹⁾	RX data hold time	2		ns			
T8	t _{OD} ⁽¹⁾	TX data output delay		8.5	ns			
Т9	t _{OH} ⁽¹⁾	TX data hold time		8	ns			

⁽¹⁾ Timing parameter assumes a maximum load of 20 pF.

8.14.5.1.2 SPI Slave

Figure 8-9 shows the timing diagram for the SPI slave.




Figure 8-9. SPI Slave Timing Diagram

Table 8-5 lists the timing parameters for the SPI slave.

Table 8-5.	. SPI Slave	Timing	Parameters
-------------------	-------------	---------------	-------------------

ITEM	NAME	DESCRIPTION	MIN	MAX	UNIT
	F(1)	Clock frequency @ VBAT = 3.3 V		20	MHz
	F	Clock frequency @ VBAT ≤ 2.3 V		12	IVII IZ
T2	T _{clk} ⁽¹⁾	Clock period	50		ns
	D ⁽¹⁾	Duty cycle	45%	55%	
T6	t _{IS} (1)	RX data setup time	4		ns
T7	t _{IH} ⁽¹⁾	RX data hold time	4		ns
Т8	t _{OD} ⁽¹⁾	TX data output delay		20	ns
Т9	t _{OH} ⁽¹⁾	TX data hold time		24	ns

⁽¹⁾ Timing parameter assumes a maximum load of 20 pF at 3.3 V.

8.14.5.2 I2S

The McASP interface functions as a general-purpose audio serial port optimized for multichannel audio applications and supports transfer of two stereo channels over two data pins. The McASP consists of transmit and receive sections that operate synchronously and have programmable clock and frame-sync polarity. A fractional divider is available for bit-clock generation.

8.14.5.2.1 I2S Transmit Mode

Figure 8-10 shows the timing diagram for the I2S transmit mode.




Figure 8-10. I2S Transmit Mode Timing Diagram

Table 8-6 lists the timing parameters for the I2S transmit mode.

Table 8-6. I2S Transmit Mode Timing Parameters

ITEM	NAME	DESCRIPTION	MIN MAX	UNIT
T1	f _{clk} ⁽¹⁾	Clock frequency	9.216	MHz
T2	t ^{LP} (1)	Clock low period	1/2 fclk	ns
Т3	t _{HT} ⁽¹⁾	Clock high period	1/2 fclk	ns
T4	t _{OH} ⁽¹⁾	TX data hold time	22	ns

(1) Timing parameter assumes a maximum load of 20 pF.

8.14.5.2.2 I2S Receive Mode

Figure 8-11 shows the timing diagram for the I2S receive mode.




Figure 8-11. I2S Receive Mode Timing Diagram



Table 8-7 lists the timing parameters for the I2S receive mode.

Table 8-7	129	Receive	Mode	Timina	Parameters
Table o-/.	123	Receive	woue	Hilling	Parameters

	U		
NAME	DESCRIPTION	MIN MAX	UNIT
f _{clk} ⁽¹⁾	Clock frequency	9.216	MHz
t ^{LP} (1)	Clock low period	1/2 f _{clk}	ns
t _{HT} ⁽¹⁾	Clock high period	1/2 f _{clk}	ns
t _{OH} ⁽¹⁾	RX data hold time	0	ns
t _{OS} ⁽¹⁾	RX data setup time	15	ns
	t _{Clk} (1) t ^{LP} (1) t _{HT} (1) t _{OH} (1)	$ \begin{array}{c c} \textbf{NAME} & \textbf{DESCRIPTION} \\ \hline f_{clk} ^{(1)} & \text{Clock frequency} \\ \hline t^{LP} ^{(1)} & \text{Clock low period} \\ \hline t_{HT} ^{(1)} & \text{Clock high period} \\ \hline t_{OH} ^{(1)} & \text{RX data hold time} \\ \hline \end{array} $	$\begin{array}{ c c c c c } \hline \textbf{NAME} & \textbf{DESCRIPTION} & \textbf{MIN} & \textbf{MAX} \\ \hline f_{clk} ^{(1)} & \text{Clock frequency} & 9.216 \\ \hline t^{LP} ^{(1)} & \text{Clock low period} & 1/2 f_{clk} \\ \hline t_{HT} ^{(1)} & \text{Clock high period} & 1/2 f_{clk} \\ \hline t_{OH} ^{(1)} & \text{RX data hold time} & 0 \\ \hline \end{array}$

⁽¹⁾ Timing parameter assumes a maximum load of 20 pF.

8.14.5.3 GPIOs

All digital pins of the module can be used as general-purpose input/output (GPIO) pins. The GPIO module consists of four GPIO blocks, each of which provides eight GPIOs. The GPIO module supports 24 programmable GPIO pins, depending on the peripheral used. Each GPIO has configurable pullup and pulldown strength (weak 10 μ A), configurable drive strength (2, 4, and 6 mA), and open-drain enable.

Figure 8-12 shows the GPIO timing diagram.




Figure 8-12. GPIO Timing Diagram

Table 8-8 lists the GPIO output transition times for $V_{BAT} = 2.3 \text{ V}$.

Table 8-8. GPIO Output Transition Times $(V_{BAT} = 2.3 \text{ V})^{(1)}$ (2)

DRIVE	DRIVE STRENGTH	T _r			T _f			UNIT
STRENGTH (mA)	CONTROL BITS	MIN	MOM	MAX	MIN	NOM	MAX	ONIT
2	2MA_EN=1	11.7	13.9	16.3	11.5	.5 13.9	16.7	ns
2	4MA_EN=0	11.7	13.9	10.5			10.7	115
4	2MA_EN=0	13.7	15.6	18.0	9.9	11.6	13.6	no
4	4MA_EN=1	13.7	13.0	10.0	9.9	9.9 11.0	13.0	ns
6	2MA_EN=1	5.5	6.4	7.4	2.0	3.8 4.7	5.8	ns
0	4MA_EN=1	5.5	6.4	7.4	3.8		5.0	

⁽¹⁾ $V_{BAT} = 2.3 \text{ V}, T = 25^{\circ}\text{C}, \text{ total pin load} = 30 \text{ pF}$

⁽²⁾ The transition data applies to the pins other than the multiplexed analog-digital pins 25, 26, 42, and 44.

Table 8-9 lists the GPIO output transition times for $V_{BAT} = 3.3 \text{ V}$.

Table 8-9. GPIO Output Transition Times $(V_{BAT} = 3.3 \text{ V})^{(1)}$ (2)

DRIVE	DRIVE STRENGTH		T _r		T _f			UNIT
STRENGTH (mA)	CONTROL BITS	MIN	NOM	MAX	MIN	NOM	MAX	UNII
2	2MA_EN=1	8.0	9.3	10.7	8.2	9.5	11.0	ns
2	4MA_EN=0	0.0	9.5	10.7	0.2	9.5	11.0	115
4	2MA_EN=0	6.6	7.1	7.6	4.7	5.2	5.8	ns
4	4MA_EN=1	0.0	7.1	7.0	4.7	3.2	5.6	115
6	2MA_EN=1	3.2	3.5	3.7	2.3	2.6	2.9	ns
	4MA_EN=1	3.2	3.5	3.7	2.3	2.0	2.9	115

⁽¹⁾ $V_{BAT} = 3.3 \text{ V}, T = 25^{\circ}\text{C}, \text{ total pin load} = 30 \text{ pF}$

8.14.5.3.1 GPIO Input Transition Time Parameters

Table 8-10 lists the input transition time parameters.

Table 8-10. GPIO Input Transition Time Parameters

		MIN	MAX	UNIT
t _r	Input transition time (t _r , t _f), 10% to 90%	1	3	ns
t _f		1	3	ns

8.14.5.4 I²C

The CC3220MODx and CC3220MODAx MCUs include one I2C module operating with standard (100 kbps) or fast (400 kbps) transmission speeds.

Figure 8-13 shows the I²C timing diagram.




Figure 8-13. I²C Timing Diagram

⁽²⁾ The transition data applies to the pins except the multiplexed analog-digital pins 29, 30, 45, 50, 52 and 53.



Table 8-11 lists the I²C timing parameters.

Table 8-11	. I ² C	Timina	Parameters	(3)
-------------------	--------------------	--------	-------------------	-----

ITEM	NAME	DESCRIPTION	MIN	MAX	UNIT
T2	t _{LP}	Clock low period	See (1)		System clock
Т3	t _{SRT}	SCL/SDA rise time		See (2)	ns
T4	t _{DH}	Data hold time	NA		
T5	t _{SFT}	SCL/SDA fall time	3		ns
Т6	t _{HT}	Clock high time	See (1)		System clock
T7	t _{DS}	Data setup time	tLP/2		System clock
Т8	t _{SCSR}	Start condition setup time	36		System clock
Т9	t _{SCS}	Stop condition setup time	24		System clock

- (1) This value depends on the value programmed in the clock period register of I²C. Maximum output frequency is the result of the minimal value programmed in this register.
- (2) Because I²C is an open-drain interface, the controller can drive logic 0 only. Logic is the result of external pullup. Rise time depends on the value of the external signal capacitance and external pullup register.
- (3) All timing is with 6-mA drive and 20-pF load.

8.14.5.5 IEEE 1149.1 JTAG

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a test access port (TAP) and boundary scan architecture for digital integrated circuits and provides a standardized serial interface to control the associated test logic. For detailed information on the operation of the JTAG port and TAP controller, see the IEEE Standard 1149.1, *Test Access Port and Boundary-Scan Architecture*.

Figure 8-14 shows the JTAG timing diagram.




Figure 8-14. JTAG Timing Diagram

Table 8-12 lists the JTAG timing parameters.

Table 8-12. JTAG Timing Parameters

ITEM	NAME	DESCRIPTION	MIN	MAX	UNIT
T1	f _{TCK}	Clock frequency		15	MHz
T2	t _{TCK}	Clock period		1 / f _{TCK}	ns
Т3	t _{CL}	Clock low period		t _{TCK} / 2	ns
T4	t _{CH}	Clock high period		t _{TCK} / 2	ns
T7	t _{TMS_SU}	TMS setup time	1		ns
T8	t _{TMS_HO}	TMS hold time	16		ns
Т9	t _{TDI_SU}	TDI setup time	1		ns
T10	t _{TDI_HO}	TDI hold time	16		ns
T11	t _{TDO_HO}	TDO hold time		15	ns

8.14.5.6 ADC

Table 8-13 lists the ADC electrical specifications. See *CC32xx ADC Appnote* for further information on using the ADC and for application-specific examples.




Figure 8-15. ADC Clock Timing Diagram

Figure 8-15 shows the ADC clock timing diagram.

Table 8-13. ADC Electrical Specifications

	10.0.0	ADO Electrical opecinication				
PARAMETER	DESCRIPTION	TEST CONDITIONS / ASSUMPTIONS	MIN	TYP	MAX	UNIT
Nbits	Number of bits			12		Bits
INL	Integral nonlinearity	Worst-case deviation from histogram method over full scale (not including first and last three LSB levels)	-2.5		2.5	LSB
DNL	Differential nonlinearity	Worst-case deviation of any step from ideal	-1		4	LSB
Input range			0		1.4	V
Driving source impedance					100	Ω
FCLK	Clock rate	Successive approximation input clock rate		10		MHz
Input capacitance				12		pF

PARAMETER	DESCRIPTION	TEST CONDITIONS / ASSUMPTIONS	MIN	TYP	MAX	UNIT
		ADC Pin 57		2.15		
Innut impodence		ADC Pin 58		0.7		kΩ
Input impedance		ADC Pin 59		2.12		KL2
		ADC Pin 60		1.17		
Number of channels				4		
F _{sample}	Sampling rate of each pin			62.5		KSPS
F_input_max	Maximum input signal frequency				31	kHz
SINAD	Signal-to-noise and distortion	Input frequency DC to 300 Hz and 1.4 V _{pp} sine wave input	55	60		dB
I_active	Active supply current	Average for analog-to-digital during conversion without reference current		1.5		mA
I_PD	Power-down supply current for core supply	Total for analog-to-digital when not active (this must be the SoC level test)		1		μА
Absolute offset error		FCLK = 10 MHz		±2		mV
Gain error				±2%		
V _{ref}	ADC reference voltage			1.467		V

8.14.5.7 Camera Parallel Port

The fast camera parallel port interfaces with a variety of external image sensors, stores the image data in a FIFO, and generates DMA requests. The camera parallel port supports 8 bits.

Figure 8-16 shows the timing diagram for the camera parallel port.




Figure 8-16. Camera Parallel Port Timing Diagram

Table 8-14 lists the timing parameters for the camera parallel port.

Table 8-14. Camera Parallel Port Timing Parameters

ITEM	NAME	DESCRIPTION	MIN	MAX	UNIT
	pCLK	Clock frequency		2	MHz
T2	T _{clk}	Clock period		1/pCLK	ns
Т3	t _{LP}	Clock low period	T _{clk} /2		ns
T4	t _{HT}	Clock high period		T _{clk} /2	ns
Т6	t _{IS}	RX data setup time	2		ns
T7	t _{IH}	RX data hold time	2		ns

8.14.5.8 UART

The CC3220MODx and CC3220MODAx modules include two UARTs with the following features:

- Programmable baud-rate generator allowing speeds up to 3 Mbps
- Separate 16-bit × 8-bit TX and RX FIFOs to reduce CPU interrupt service loading



- Programmable FIFO length, including a 1-byte-deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- · Standard asynchronous communication bits for start, stop, and parity
- · Generation and detection of line-breaks
- Fully programmable serial interface characteristics:
 - 5. 6. 7. or 8 data bits
 - Generation and detection of even, odd, stick, or no-parity bits
 - Generation of 1 or 2 stop-bits
- RTS and CTS hardware flow support
- Standard FIFO-level and End-of-Transmission interrupts
- Efficient transfers using µDMA:
 - Separate channels for transmit and receive
 - Receive single request asserted when data is in the FIFO; burst request asserted at programmed FIFO level
 - Transmit single request asserted when there is space in the FIFO; burst request asserted at programmed FIFO level
- · System clock is used to generate the baud clock.

8.14.5.9 External Flash Interface

The CC3220MODx and CC3220MODAx modules include the Macronix[™] 32-Mbit serial Flash. The serial Flash can be programmed directly using the external Flash interface (pins 13, 14, 15, and 17). Note that during normal operation, the external Flash interface should remain unconnected.

For timing details of the 32-Mbit Macronix serial Flash, see the MX25R3235F data sheet.

8.14.5.10 SD Host

The CC3220MODx and CC3220MODAx modules provide an interface between a local host (LH), such as an MCU and an SD memory card, and handles SD transactions with minimal LH intervention.

The SD host does the following:

- Provides SD card access in 1-bit mode
- Deals with SD protocol at the transmission level
- Handles data packing
- Adds cyclic redundancy checks (CRC)
- Start and end bit
- · Checks for syntactical correctness

The application interface sends every SD command and either polls for the status of the adapter or waits for an interrupt request. The result is then sent back to the application interface in case of exceptions or to warn of end-of-operation. The controller can be configured to generate DMA requests and work with minimum CPU intervention. Given the nature of integration of this peripheral on the CC3220x platform, TI recommends that developers use peripheral library APIs to control and operate the block. This section emphasizes understanding the SD host APIs provided in the peripheral library of the CC3220x Software Development Kit (SDK).

The SD Host features are as follows:

- · Full compliance with SD command and response sets, as defined in the SD memory card
 - Specifications, v2.0
 - Includes high-capacity (size >2 GB) cards HC SD
- Flexible architecture, allowing support for new command structure.
- 1-bit transfer mode specifications for SD cards
- · Built-in 1024-byte buffer for read or write
 - 512-byte buffer for both transmit and receive
 - Each buffer is 32-bits wide by 128-words deep
- 32-bit-wide access bus to maximize bus throughput
- Single interrupt line for multiple interrupt source events



www.ti.com

- Two slave DMA channels (1 for TX, 1 for RX)
- Programmable clock generation
- · Integrates an internal transceiver that allows a direct connection to the SD card without external transceiver
- Supports configurable busy and response timeout
- · Support for a wide range of card clock frequency with odd and even clock ratio
- Maximum frequency supported is 24 MHz

8.14.5.11 Timers

Programmable timers can be used to count or time external events that drive the timer input pins. The general-purpose timer module (GPTM) of the CC3220MODx and CC3220MODAx contains 16- or 32-bit GPTM blocks. Each 16- or 32-bit GPTM block provides two 16-bit timers or counters (referred to as Timer A and Timer B) that can be configured to operate independently as timers or event counters, or they can be concatenated to operate as one 32-bit timer. Timers can also be used to trigger µDMA transfers.

The GPTM contains four 16- or 32-bit GPTM blocks with the following functional options:

- · Operating modes:
 - 16- or 32-bit programmable one-shot timer
 - 16- or 32-bit programmable periodic timer
 - 16-bit general-purpose timer with an 8-bit prescaler
 - 16-bit input-edge count- or time-capture modes with an 8-bit prescaler
 - 16-bit PWM mode with an 8-bit prescaler and software-programmable output inversion of the PWM signal
- · Counts up or counts down
- Sixteen 16- or 32-bit capture compare pins (CCP)
- · User-enabled stalling when the microcontroller asserts CPU Halt flag during debug
- Ability to determine the elapsed time between the assertion of the timer interrupt and entry into the interrupt service routine
- Efficient transfers using micro direct memory access controller (µDMA):
 - Dedicated channel for each timer
 - Burst request generated on timer interrupt
- Runs from system clock (80 MHz)



9 Detailed Description

9.1 Overview

The CC3220MODx and CC3220MODAx are Wi-Fi[®] internet-on-a chip modules that consists of an Arm[®] Cortex[®]-M4 processor with a rich set of peripherals for diverse application requirements, a Wi-Fi network processor, and power-management subsystems.

9.2 Arm® Cortex®-M4 Processor Core Subsystem

The high-performance Arm[®] Cortex[®]-M4 processor provides a low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

- The Cortex[®]-M4 core has low-latency interrupt processing with the following features:
 - A 32-bit Arm[®] Thumb[®] instruction set optimized for embedded applications
 - Handler and thread modes
 - Low-latency interrupt handling by automatic processor state saving and restoration during entry and exit
 - Support for ARMv6 unaligned accesses
- Nested vectored interrupt controller (NVIC) closely integrated with the processor core to achieve low-latency interrupt processing. The NVIC includes the following features:
 - Bits of priority configurable from 3 to 8
 - Dynamic reprioritization of interrupts
 - Priority grouping that enables selection of preempting interrupt levels and nonpreempting interrupt levels
 - Support for tail-chaining and late arrival of interrupts, which enables back-to-back interrupt processing without the overhead of state saving and restoration between interrupts
 - Processor state automatically saved on interrupt entry and restored on interrupt exit with no instruction overhead
 - Wake-up interrupt controller (WIC) providing ultra-low-power sleep mode support
- Bus interfaces:
 - Advanced high-performance bus (AHB-Lite) interfaces: system bus interfaces
 - Bit-band support for memory and select peripheral that includes atomic bit-band write and read operations
- Low-cost debug solution featuring:
 - Debug access to all memory and registers in the system, including access to memory-mapped devices, access to internal core registers when the core is halted, and access to debug control registers even while SYSRESETn is asserted
 - Serial wire debug port (SW-DP) or serial wire JTAG debug port (SWJ-DP) debug access
 - Flash patch and breakpoint (FPB) unit to implement breakpoints and code patches

9.3 Wi-Fi® Network Processor Subsystem

The Wi-Fi network processor subsystem includes a dedicated Arm[®] MCU to completely offload the host MCU along with an 802.11 b/g/n radio, baseband, and MAC with a powerful crypto engine for a fast, secure WLAN and Internet connections with 256-bit encryption. The CC3220MODx and CC3220MODAx modules support station, AP, and Wi-Fi Direct[®] modes. The module also supports WPA2 personal and enterprise security, WPS 2.0, WPA3 personal and enterprise security. The Wi-Fi network processor includes an embedded IPv6, IPv4 TCP/IP stack.



9.3.1 WLAN

The WLAN features are as follows:

• 802.11b/g/n integrated radio, modem, and MAC supporting WLAN communication as a BSS station, AP, Wi-Fi Direct[®] client and group owner with CCK and OFDM rates in the 2.4-GHz ISM band, channels 1 to 13.

Note

802.11n is supported only in Wi-Fi station, Wi-Fi Direct, and P2P client modes.

- Autocalibrated radio with a single-ended $50-\Omega$ interface enables easy connection to the antenna without requiring expertise in radio circuit design.
- Advanced connection manager with multiple user-configurable profiles stored in serial-Flash allows automatic
 fast connection to an access point without user or host intervention.
- Supports all common Wi-Fi security modes for personal and enterprise networks with on-chip security accelerators, including: WEP, WPA/WPA2 PSK, WPA2 Enterprise (802.1x), WPA3 Personal and WPA3 Enterprise.
- Smart provisioning options deeply integrated within the module providing a comprehensive end-to-end solution. With elaborate events notification to the host, enabling the application to control the provisioning decision flow. The wide variety of Wi-Fi provisioning methods include:
 - Access Point using HTTPS
 - SmartConfig Technology: a 1-step, 1-time process to connect a CC3220MODx or CC3220MODAxenabled module to the home wireless network, removing dependency on the I/O capabilities of the host MCU; thus, it is usable by deeply embedded applications
- 802.11 transceiver mode allows transmitting and receiving of proprietary data through a socket without adding MAC or PHY headers. The 802.11 transceiver mode provides the option to select the working channel, rate, and transmitted power. The receiver mode works with the filtering options.

9.3.2 Network Stack

The Network Stack features are as follows:

 Integrated IPv4, IPv6 TCP/IP stack with BSD socket APIs for simple Internet connectivity with any MCU, microprocessor, or ASIC

Note

Not all BSD APIs are supported.

- Support of 16 simultaneous TCP, UDP, or RAW sockets
- Support of 6 simultaneous SSL\TLS sockets
- Built-in network protocols:
 - Static IP, LLA, DHCPv4, DHCPv6 with DAD and stateless autoconfiguration
 - ARP, ICMPv4, IGMP, ICMPv6, MLD, ND
 - DNS client for easy connection to the local network and the Internet
- Built-in network application and utilities:
 - HTTP/HTTPS
 - Web page content stored on serial Flash
 - RESTful APIs for setting and configuring application content
 - · Dynamic user callbacks
 - Service discovery: Multicast DNS service discovery lets a client advertise its service without a centralized server. After connecting to the access point, the CC3220MODx and CC3220MODAx modules provide critical information, such as device name, IP, vendor, and port number.
 - DHCP server
 - Ping

Copyright © 2021 Texas Instruments Incorporated



Table 9-1 describes the NWP features.

Table 9-1. NWP Features

Feature	Description				
	802.11b/g/n station				
Wi-Fi standards	802.11b/g AP supporting up to four stations				
	Wi-Fi Direct client and group owner				
Wi-Fi channels	1 to 13				
Wi-Fi security	WEP, WPA/WPA2 PSK, WPA2 enterprise (802.1x), WPA3 personal and enterprise				
Wi-Fi provisioning	SmartConfig technology, Wi-Fi protected setup (WPS2), AP mode with internal HTTP web server				
IP protocols	IPv4/IPv6				
IP addressing	Static IP, LLA, DHCPv4, DHCPv6 with DAD				
Cross layer	ARP, ICMPv4, IGMP, ICMPv6, MLD, NDP				
	UDP, TCP				
Transport	SSLv3.0/TLSv1.0/TLSv1.1/TLSv1.2				
	RAW				
	Ping				
	HTTP/HTTPS web server				
Network applications and utilities	mDNS				
dimios	DNS-SD				
	DHCP server				
Host interface	UART/SPI				
	Device identity				
	Trusted root-certificate catalog				
	TI root-of-trust public key				
	Secure key storage				
	File system security				
Security	Software tamper detection				
Security	Cloning protection				
	Secure boot				
	Validate the integrity and authenticity of the run-time binary during boot				
	Initial secure programming				
	Debug security				
	JTAG and debug				
Power management	Enhanced power policy management uses 802.11 power save and deep-sleep power modes				
Other	Transceiver				
Ouici	Programmable RX filters with event-trigger mechanism				



9.4 Security

The SimpleLink™ Wi-Fi® CC3220MODx and CC3220MODAx internet-on-a chip modules enhance the security capabilities available for development of IoT devices, while completely offloading these activities from the MCU to the networking subsystem. The security capabilities include the following key features:

Wi-Fi and Internet Security:

- · Personal and enterprise Wi-Fi security
 - Personal standards
 - · AES (WPA2-PSK)
 - TKIP (WPA-PSK)
 - WEP
 - Enterprise standards
 - EAP Fast
 - EAP PEAPv0/1
 - EAP PEAPv0 TLS
 - EAP PEAPv1 TLS EAP LS
 - EAP TLS
 - EAP TTLS TLS
 - EAP TTLS MSCHAPv2
- Secure sockets
 - Protocol versions: SSL v3, TLS 1.0, TLS 1.1, TLS 1.2
 - Powerful crypto engine for fast, secure Wi-Fi and internet connections with 256-bit AES encryption for TLS and SSL connections
 - Ciphers suites
 - SL SEC MASK SSL RSA WITH RC4 128 SHA
 - SL_SEC_MASK_SSL_RSA_WITH_RC4_128_MD5
 - SL_SEC_MASK_TLS_RSA_WITH_AES_256_CBC_SHA
 - SL_SEC_MASK_TLS_DHE_RSA_WITH_AES_256_CBC_SHA
 - SL SEC MASK TLS ECDHE RSA WITH AES 256 CBC SHA
 - SL_SEC_MASK_TLS_ECDHE_RSA_WITH_RC4_128_SHA
 - SL SEC MASK TLS RSA WITH AES 128 CBC SHA256
 - SL SEC MASK TLS RSA WITH AES 256 CBC SHA256
 - · SL SEC MASK TLS ECDHE RSA WITH AES 128 CBC SHA256
 - SL SEC MASK TLS ECDHE ECDSA WITH AES 128 CBC SHA256
 - · SL SEC MASK TLS ECDHE ECDSA WITH AES 128 CBC SHA
 - · SL SEC MASK TLS ECDHE ECDSA WITH AES 256 CBC SHA
 - SL_SEC_MASK_TLS_RSA_WITH_AES_128_GCM_SHA256
 - · SL SEC MASK TLS RSA WITH AES 256 GCM SHA384
 - SL SEC MASK TLS DHE RSA WITH AES 128 GCM SHA256
 - SL SEC MASK TLS DHE RSA WITH AES 256 GCM SHA384
 - SL_SEC_MASK_TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256
 - SL_SEC_MASK_TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384
 - SL_SEC_MASK_TLS_ECDHE_ECDSA_WITH_AES_128_GCM_SHA256
 - SL_SEC_MASK_TLS_ECDHE_ECDSA_WITH_AES_256_GCM_SHA384
 - SL_SEC_MASK_TLS_ECDHE_ECDSA_WITH_CHACHA20_POLY1305_SHA256
 - SL_SEC_MASK_TLS_ECDHE_RSA_WITH_CHACHA20_POLY1305_SHA256
 - SL SEC MASK TLS DHE RSA WITH CHACHA20 POLY1305 SHA256
 - Server authentication
 - Client authentication
 - Domain name verification
 - Runtime socket upgrade to secure socket STARTTLS
- Secure HTTP server (HTTPS)



- Trusted root-certificate catalog Verifies that the CA used by the application is trusted and known secure content delivery
- TI root-of-trust public key Hardware-based mechanism that allows authenticating TI as the genuine origin of a given content using asymmetric keys
- Secure content delivery Allows encrypted file transfer to the system using asymmetric keys created by the device

Code and Data Security:

- Network passwords and certificates are encrypted and signed.
- Cloning protection Application and data files are encrypted by a unique key per device.
- Access control Access to application and data files only by using a token provided in file creation time. If an unauthorized access is detected, a tamper protection lockdown mechanism takes effect.
- Encrypted and Authenticated file system
- Secured boot Authentication of the application image on every boot
- Code and data encryption User application and data files are encrypted in sFlash.
- Code and data authentication User Application and data files are authenticated with a public key certificate.
- Offloaded crypto library for asymmetric keys, including the ability to create key-pair, sign and verify data buffer
- · Recovery mechanism

Device Security:

- Separate execution environments Application processor and network processor run on separate Arm[®] cores
- · Initial secure programming Allows for keeping the content confidential on the production line
- Debug security
 - JTAG lock
 - Debug ports lock
- True random number generator

Figure 9-1 shows the high-level structure of the CC3220S and CC3220SF devices that are contained within the CC3220MODS and CC3220MODSF modules, respectively. The application image, user data, and network information files (passwords, certificates) are encrypted using a device-specific key.




Figure 9-1. CC3220S and CC3220SF High-Level Structure



9.5 Power-Management Subsystem

The CC3220MODx and CC3220MODAx power-management subsystems contain DC/DC converters to accommodate the differing voltage or current requirements of the system.

The CC3220MODx and CC3220MODAx are fully integrated module-based WLAN radio solution used on an embedded system with a wide-voltage supply range. The internal power management, including DC/DC converters and LDOs, generates all of the voltages required for the module to operate from a wide variety of input sources. For maximum flexibility, the module can operate in the modes described in the following sections.

9.5.1 VBAT Wide-Voltage Connection

In the wide-voltage battery connection, the module can be directly connected to two AA alkaline batteries. All other voltages required to operate the module are generated internally by the DC/DC converters. This scheme is the most common mode for the module because it supports wide-voltage operation from 2.3 to 3.6 V.

9.6 Low-Power Operating Mode

From a power-management perspective, the CC3220MODx and CC3220MODAx module comprise the following two independent subsystems:

- Arm[®] Cortex[®]-M4 application processor subsystem
- Networking subsystem

Each subsystem operates in one of several power states.

The Arm[®] Cortex[®]-M4 application processor runs the user application loaded from an external serial Flash, or internal Flash (in CC3220MODSF). The networking subsystem runs preprogrammed TCP/IP and Wi-Fi data link layer functions.



The user program controls the power state of the application processor subsystem and can be in one of the five modes described in Table 9-2.

Table 9-2. User Program Modes

APPLICATION PROCESSOR (MCU) MODE ⁽¹⁾	DESCRIPTION
MCU active mode	MCU executing code at 80-MHz state rate
MCU sleep mode	The MCU clocks are gated off in sleep mode and the entire state of the device is retained. Sleep mode offers instant wakeup. The MCU can be configured to wake up by an internal fast timer or by activity from any GPIO line or peripheral.
MCU LPDS mode	State information is lost and only certain MCU-specific register configurations are retained. The MCU can wake up from external events or by using an internal timer. (The wake-up time is less than 3 ms.) Certain parts of memory can be retained while the MCU is in LPDS mode. The amount of memory retained is configurable. Users can choose to preserve code and the MCU-specific setting. The MCU can be configured to wake up using the RTC timer or by an external event on specific GPIOs as the wake-up source.
MCU hibernate mode	The lowest power mode in which all digital logic is power-gated. Only a small section of the logic directly powered by the input supply is retained. The RTC keeps running and the MCU supports wakeup from an external event or from an RTC timer expiry. Wake-up time is longer than LPDS mode at about 15 ms plus the time to load the application from serial Flash, which varies according to code size. In this mode, the MCU can be configured to wake up using the RTC timer or external event on a GPIO .
MCU shutdown mode	The lowest power mode system-wise. All device logics are off, including the RTC. The wake-up time in this mode is longer than hibernate at about 1.1 s. To enter or exit the shutdown mode, the state of the nRESET line is changed (low to shut down, high to turn on).

⁽¹⁾ Modes are listed in order of power consumption, with highest power modes listed first.

The NWP can be active or in LPDS mode and takes care of its own mode transitions. When there is no network activity, the NWP sleeps most of the time and wakes up only for beacon reception (see Table 9-3).

Table 9-3. Networking Subsystem Modes

NETWORK PROCESSOR MODE	DESCRIPTION
Network active mode (processing layer 3, 2, and 1)	Transmitting or receiving IP protocol packets
Network active mode (processing layer 2 and 1)	Transmitting or receiving MAC management frames; IP processing not required.
Network active listen mode	Special power optimized active mode for receiving beacon frames (no other frames supported)
Network connected Idle	A composite mode that implements 802.11 infrastructure power save operation. The CC3220MODx and CC3220MODAx NWPs automatically goes into LPDS mode between beacons and then wakes to active listen mode to receive a beacon and determine if there is pending traffic at the AP. If not, the NWP returns to LPDS mode and the cycle repeats.
Network LPDS mode	Low-power state between beacons in which the state is retained by the NWP, allowing for a rapid wake up.
Network disabled	The network is disabled

The operation of the application and network processor ensures that the module remains in the lowest power mode most of the time to preserve battery life.

The following examples show the use of the power modes in applications:

- A product that is continuously connected to the network in the 802.11 infrastructure power-save mode but sends and receives little data spends most of the time in connected idle, which is a composite of receiving a beacon frame and waiting for the next beacon.
- A product that is not continuously connected to the network but instead wakes up periodically (for example, every 10 minutes) to send data, spends most of the time in hibernate mode, jumping briefly to active mode to transmit data.

Submit Document Feedback



9.7 Memory

9.7.1 Internal Memory

The CC3220x device within the CC3220MODx and CC3220MODAx modules includes on-chip SRAM to which application programs are downloaded and executed. The application developer must share the SRAM for code and data. The micro direct memory access (µDMA) controller can transfer data to and from SRAM and various peripherals. The CC3220x device ROM holds the rich set of peripheral drivers, which saves SRAM space. For more information on drivers, see the CC3220x API list.

9.7.1.1 SRAM

The CC3220MODx and CC3220MODAx family provides 256KB of on-chip SRAM. Internal RAM is capable of selective retention during LPDS mode. This internal SRAM is at offset 0x2000 0000 of the device memory map.

Use the µDMA controller to transfer data to and from the SRAM.

When the device enters low-power mode, the application developer can choose to retain a section of memory based on need. Retaining the memory during low-power mode provides a faster wakeup. The application developer can choose the amount of memory to retain in multiples of 64KB. For more information, see the API guide.

9.7.1.2 ROM

The internal zero-wait-state ROM of the CC3220MODx and CC3220MODAx module is at address 0x0000 0000 of the device memory and is programmed with the following components:

- Bootloader
- · Peripheral driver library (DriverLib) release for product-specific peripherals and interfaces

The bootloader is used as an initial program loader (when the serial Flash memory is empty). The DriverLib software library of the CC3220MODx and CC3220MODAx controls on-chip peripherals with a bootloader capability. The library performs peripheral initialization and control functions, with a choice of polled or interrupt-driven peripheral support. The DriverLib APIs in ROM can be called by applications to reduce Flash memory requirements and free the Flash memory to be used for other purposes.

9.7.1.3 Flash Memory

The CC3220SF device within the CC3220MODSF and CC3220MODASF modules comes with an on-chip Flash memory of 1MB that allows application code to execute in place while freeing SRAM exclusively for read-write data. The Flash memory is used for code and constant data sections and is directly attached to the ICODE/DCODE bus of the Arm® Cortex®-M4 core. A 128-bit-wide instruction prefetch buffer allows maintenance of maximum performance for linear code or loops that fit inside the buffer.

The Flash memory is organized as 2-KB sectors that can be independently erased. Reads and writes can be performed at word (32-bit) level.



9.7.1.4 Memory Map

Table 9-4 describes the various MCU peripherals and how they are mapped to the processor memory. For more information on peripherals, see the API document.

Table 9-4. Memory Map

START ADDRESS	END ADDRESS	ADDRESS DESCRIPTION COMMEN	
0x0000 0000	0x0007 FFFF	On-chip ROM (bootloader + DriverLib)	
0x0100 0000	0x010F FFFF	On-chip Flash (for user application code)	CC3220SF device only
0x2000 0000	0x2003 FFFF	Bit-banded on-chip SRAM	
0x2200 0000	0x23FF FFFF	Bit-band alias of 0x2000 0000 to 0x200F FFFF	
0x4000 0000	0x4000 0FFF	Watchdog timer A0	
0x4000 4000	0x4000 4FFF	GPIO port A0	
0x4000 5000	0x4000 5FFF	GPIO port A1	
0x4000 6000	0x4000 6FFF	GPIO port A2	
0x4000 7000	0x4000 7FFF	GPIO port A3	
0x4000 C000	0x4000 CFFF	UART A0	
0x4000 D000	0x4000 DFFF	UART A1	
0x4002 0000	0x4000 07FF	I ² C A0 (master)	
0x4002 4000	0x4002 4FFF	GPIO group 4	
0x4002 0800	0x4002 0FFF	I ² C A0 (slave)	
0x4003 0000	0x4003 0FFF	General-purpose timer A0	
0x4003 1000	0x4003 1FFF	General-purpose timer A1	
0x4003 2000	0x4003 2FFF	General-purpose timer A2	
0x4003 3000	0x4003 3FFF	General-purpose timer A3	
0x400F7000	0x400F 7FFF	Configuration registers	
0x400F E000	0x400F EFFF	System control	
0x400F F000	0x400F FFFF	μDMA	
0x4200 0000	0x43FF FFFF	Bit band alias of 0x4000 0000 to 0x400F FFFF	
0x4401 0000	0x4401 0FFF	SDIO master	
0x4401 8000	0x4401 8FFF	Camera Interface	
0x4401 C000	0x4401 DFFF	McASP	
0x4402 0000	0x4402 0FFF	SSPI	Used for external serial Flash
0x4402 1000	0x4402 1FFF	GSPI	Used by application processor
0x4402 5000	0x4402 5FFF	MCU reset clock manager	
0x4402 6000	0x4402 6FFF	MCU configuration space	
0x4402 D000	0x4402 DFFF	Global power, reset, and clock manager (GPRCM)	
0x4402 E000	0x4402 EFFF	MCU shared configuration	
0x4402 F000	0x4402 FFFF	Hibernate configuration	
0x4403 0000	0x4403 FFFF	Crypto range (includes apertures for all crypto-related blocks as follows) ⁽¹⁾	
0x4403 0000	0x4403 0FFF	DTHE registers and TCP checksum ⁽¹⁾	
0x4403 5000	0x4403 5FFF	MD5/SHA ⁽¹⁾	
0x4403 7000	0x4403 7FFF	AES ⁽¹⁾	
0x4403 9000	0x4403 9FFF	DES ⁽¹⁾	
0xE000 0000	0xE000 0FFF	Instrumentation trace Macrocell™	
0xE000 1000	0xE000 1FFF	Data watchpoint and trace (DWT)	
0xE000 2000	0xE000 2FFF	Flash patch and breakpoint (FPB)	
0xE000 E000	0xE000 EFFF	NVIC	

Table 9-4. Memory Map (continued)

START ADDRESS	END ADDRESS	DESCRIPTION	COMMENT
0xE004 0000	0xE004 0FFF	Trace port interface unit (TPIU)	
0xE004 1000	0xE004 1FFF	Reserved for embedded trace macrocell (ETM)	
0xE004 2000	0xE00F FFFF	Reserved	

⁽¹⁾ Additional memory is available in the CC3220SF device (not available in CC3200R device).

9.8 Restoring Factory Default Configuration

The module has an internal recovery mechanism that rolls back the file system to its predefined factory image or restoring the factory default parameters of the device. The factory image is kept in a separate sector on the sFLASH in a secure manner and cannot be accessed from the host processor. The following restore modes are supported:

- None—no factory restore settings
- Enable restore of factory default parameters
- Enable restore of factory image and factory default parameters

The restore process is performed by calling software APIs, or by pulling or forcing SOP[2:0] = 110 pins and toggling the nRESET pin from low to high.

The process is fail-safe and resumes operation if a power failure occurs before the restore is finished. The restore process typically takes about 8 seconds, depending on the attributes of the serial Flash vendor.

9.9 Boot Modes

9.9.1 Boot Mode List

The CC3220MODx and CC3220MODAx module implements a sense-on-power (SoP) scheme to determine the device operation mode.

SoP values are sensed from the module pin during power up. This encoding determines the boot flow. Before the device is taken out of reset, the SoP values are copied to a register and used to determine the device operation mode while powering up. These values determine the boot flow as well as the default mapping for some of the pins (JTAG, SWD, UARTO). Table 9-5 lists the pull configurations.

All CC3220MODx and CC3220MODAx modules contain internal pull down resistors on the SOP[2:0] lines. The application can use SOP2 for other functions after chip has powered up. However, to avoid spurious SOP values from being sensed at power up, TI strongly recommends using the SOP2 pin only for output signals. The SOP0 and SOP1 pins are multiplexed with the WLAN analog test pins and are not available for other functions.

Table 9-5. CC3220MODx and CC3220MODAx Functional Configurations

NAME	SOP[2]	SOP[1]	SOP[0]	SoP MODE	COMMENT
UARTLOAD	Pullup	Pulldown	Pulldown	LDfrUART	Factory, lab Flash, and SRAM loads through the UART. The device waits indefinitely for the UART to load code. The SOP bits then must be toggled to configure the device in functional mode. Also puts JTAG in 4-wire mode.
FUNCTIONAL_2WJ	Pulldown	Pulldown	Pullup	Fn2WJ	Functional development mode. In this mode, 2-pin SWD is available to the developer. TMS and TCK are available for debugger connection.
FUNCTIONAL_4WJ	Pulldown	Pulldown	Pulldown	Fn4WJ	Functional development mode. In this mode, 4-pin JTAG is available to the developer. TDI, TMS, TCK, and TDO are available for debugger connection. The default configuration for CC3220MODx and CC3220MODAx modules.

Table 9-5. CC3220MODx and CC3220MODAx Functional Configurations (continued)

NAME	SOP[2]	SOP[1]	SOP[0]	SoP MODE	COMMENT
UARTLOAD_FUNCTIONAL_4WJ	Pulldown	Pullup	Pulldown	LDfrUART_FnWJ	Supports Flash and SRAM load through UART and functional mode. The MCU bootloader tries to detect a UART break on UART receive line. If the break signal is present, the device enters the UARTLOAD mode, otherwise, the device enters the functional mode. TDI, TMS, TCK, and TDO are available for debugger connection.
RET_FACTORY_IMAGE	Pulldown	Pullup	Pullup	RetFactDef	When module reset is toggled, the MCU bootloader kickstarts the procedure to restore factory default images.

9.10 Device Certification and Qualification

The CC3220MODx and CC3220MODAx modules from TI are certified for FCC, IC, ETSI/CE, Japan MIC, and SRRC. Moreover, the module is also Wi-Fi CERTIFIED™ with the ability to request a certificate transfer for Wi-Fi alliance members. TI customers that build products based on the CC3220MODx or CC3220MODAx from TI can save in testing cost and time per product family.

Table 9-6. CC3220MODx and CC3200MODAx List of Certifications

Regulatory Body	Specification	ID (IF APPLICABLE)
FCC (USA)	Part 15C + MPE FCC RF Exposure	Z64-CC3220MOD
IC (Canada)	RSS-102 (MPE) and RSS-247 (Wi-Fi)	451I-CC3220MOD
EN300328 v2.1.1 (2.4GHz Wi-Fi)		_
ETSI/CE (Europe)	EN62311:2008 (MPE)	_
ETSI/CE (Ediope)	EN301489-1 v2.1.1 (General EMC)	_
	EN301489-17 v3.1.1 (EMC)	_
	EN60950-1:2006/A11:2009/A1:2010/ A12:2011/A2:2013	_
MIC (Japan)	Article 49-20 of ORRE	201-170386
SRRC (China)	EN300328 v1.7.1	CC3220MODSM2MOB: 2017DJ2948(M) CC3220MODSF12MOB: 2017DJ2944(M) CC3220MODASM2MON: 2017DJ3095 CC3220MODASF12MON: 2017DJ3121

9.10.1 FCC Certification and Statement

CAUTION

FCC RF Radiation Exposure Statement:

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. End users must follow the specific operating instructions for satisfying RF exposure limits. This transmitter must not be co-located or operating with any other antenna or transmitter.

The CC3220MODx and CC3220MODAx modules from TI are certified for the FCC as a single-modular transmitter. The modules are FCC-certified radio modules that carries a modular grant.

You are cautioned that changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions:

This device may not cause harmful interference.



• This device must accept any interference received, including interference that may cause undesired operation of the device.

9.10.2 Industry Canada (IC) Certification and Statement

CAUTION

IC RF Radiation Exposure Statement:

To comply with IC RF exposure requirements, this device and its antenna must not be co-located or operating in conjunction with any other antenna or transmitter.

Pour se conformer aux exigences de conformité RF canadienne l'exposition, cet appareil et son antenne ne doivent pas être co-localisés ou fonctionnant en conjonction avec une autre antenne ou transmetteur.

The CC3220MODx and CC3220MODAx modules from TI are certified for IC as a single-modular transmitter. The CC3220MODx and CC3220MODAx modules from TI meet IC modular approval and labeling requirements. The IC follows the same testing and rules as the FCC regarding certified modules in authorized equipment.

This device complies with Industry Canada licence-exempt RSS standards.

Operation is subject to the following two conditions:

- This device may not cause interference.
- This device must accept any interference, including interference that may cause undesired operation of the device.

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence.

L'exploitation est autorisée aux deux conditions suivantes:

- L'appareil ne doit pas produire de brouillage
- L'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

9.10.3 ETSI/CE Certification

The CC3220MODx and CC3220MODAx modules from TI are CE certified with certifications to the appropriate EU radio and EMC directives summarized in the Declaration of Conformity and evidenced by the CE mark. The modules are tested against the new Radio Equipment Directive (RE-D). See the full text of the EU Declaration of Conformity for the CC3220MODSM2MOB, CC3220MODSF12MOB, CC3220MODASM2MON, and CC3220MODASF12MON devices.

9.10.4 MIC Certification

The CC3220MODx and CC3220MODAx modules from TI are MIC certified against article 49-20 and the relevant articles of the Ordinance Regulating Radio Equipment.

Operation is subject to the following condition:

The host system does not contain a wireless wide area network (WWAN) device.

9.10.5 SRRC Certification and Statement

The CC3220MODx modules from TI comply with the rules and regulations of the SRRC for a limited modular approval (LMA).

Operation is subject to the following condition:

The host system does not contain a WWAN device.

In addition, the host system using an approved LMA radio requires the following:

New CMIIT ID



- Required radiated related testing only
- The host system's new SRRC certificate contains the CMIIT ID information of the LMA.
- The host system must be affixed with the new MIIT ID (not the CMIIT ID of the LMA) following the SRRC labeling requirements.

Note

When an LMA radio is embedded into a host system, it does not mean the host system complies with SRRC rules and regulations. The manufacturer of the host system is responsible for ensuring that the combined system complies with SRRC rules and regulations.

The CC3220MODAx modules from TI comply with the rules and regulations of the SRRC for a full modular approval (FMA).

Operation is subject to the following condition:

· The host system does not contain a WWAN device.

In addition, the host system using an approved FMA radio requires the following:

- The host system does not require a new SRRC certificate for the combined system.
- The host system must be affixed with the MIIT ID of the FMA following the SRRC labeling requirements.

9.11 Module Markings

Figure 9-2 and Figure 9-3 show the markings for the SimpleLink™ CC3220MODx modules.¹




Figure 9-2. CC3220MODS Module Marking




Figure 9-3. CC3220MODSF Module Marking

¹ Drawings are representative. Content or placement may vary from what is illustrated.



Figure 9-4 and Figure 9-5 show the markings for the SimpleLink™ CC3220MODAx modules.




Figure 9-4. CC3220MODAS Module Marking



Figure 9-5. CC3220MODASF Module Marking

Table 9-7 lists the CC3220MODx and CC3220MODAx module markings.

Table 9-7. Module Descriptions

MARKING	DESCRIPTION	
CC3220MODSM2MOB		
CC3220MODSF12MOB	Model	
CC3220MODASM2MON		
CC3220MODASF12MON		
	LTC (lot trace code):	
	Y = Year	
\u00e444444	• M = Month	
YMLLLLP SSSS	LLLL = Assembly lot code	
	P = Reserved for internal use	
	SSSS = Serial number	
XXXXXXXXXX-VVSS	TI internal use only	
Z64-CC3220MOD	FCC ID: single modular FCC grant ID	
451I-CC3220MOD	IC: single modular IC grant ID	
2017DJ2946(M)	CMIIT: limited modular SRRC grant ID	
2017DJ2944(M)	CMIIT: limited modular SRRC grant ID	
2017DJ3095	CMIIT: full modular SRRC grant ID	
2017DJ3121	CMIIT: full modular SRRC grant ID	
(1)	MIC compliance mark	
R201-170386	MIC ID: modular MIC grant ID	
CE	CE compliance mark	



9.12 End Product Labeling

These modules are designed to comply with the FCC single modular FCC grant, FCC ID: Z64-CC3220MOD. The host system using this module must display a visible label indicating the following text:

Contains FCC ID: Z64-CC3220MOD

These modules are designed to comply with the IC single modular FCC grant, IC: 451I-CC3220MOD. The host system using this module must display a visible label indicating the following text:

Contains IC: 451I-CC3220MOD

This module is designed to comply with the JP statement, 201-170386. The host system using this module must display a visible label indicating the following text:

Contains transmitter module with certificate number: 201-170386

9.13 Manual Information to the End User

The OEM integrator must be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module.

The end user manual must include all required regulatory information and warnings as shown in this manual.



10 Applications, Implementation, and Layout

Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.



10.1 Typical Application

CC3220MODx Typical Application Schematic shows the typical application schematic using the CC3220MODx module.

Note that the CC3220MODx and CC3220MODAx modules share the same reference schematic. The difference between the two references is the antenna and its matching circuitry. Pin 31 is not accessible to the designer in the CC3220MODAx module, because it contains an integral antenna. See the full reference schematics for CC3220MODx and CC3220MODAx.



For the board files and BOM, see the LAUNCHXL-CC3220MODSF.

Figure 10-1. CC3220MODx Typical Application Schematic



Table 10-1 provides the bill of materials for a typical application using the CC3220MODx module in CC3220MODx Typical Application Schematic.

Note that the CC3220MODx and CC3220MODAx modules share the same reference BOM. The difference between the two references is the antenna and its matching circuitry. Pin 31 is not accessible to the designer in the CC3220MODAx module, because it contains an integral antenna. See the full reference schematics for CC3220MODx and CC3220MODAx.

Table 10-1. Bill of Materials

QTY	PART REFERENCE	VALUE	MANUFACTURER	PART NUMBER	DESCRIPTION
1	C2 ⁽¹⁾	1 pF	Murata	GRM1555C1H1R0BA01D	Capacitor, ceramic, 1 pF, 50 V, ±10%, C0G/NP0, 0402
3	C3, C4, C5	0.1 µF	Murata	GRM155R61A104KA01D	Capacitor, ceramic, 0.1 μF, 10 V, ±10%, X5R, 0402
2	C6, C7	100 µF	Murata	LMK325ABJ107MMHT	Capacitor, ceramic, 100 μF, 10 V, ±20%, X5R, AEC-Q200 Grade 3, 1210
1	E1 ⁽¹⁾	2.45-GHz Ant	Taiyo Yuden	AH316M245001-T	Antenna Bluetooth WLAN ZigBee® WIMAX
1	L1 ⁽¹⁾	3.3 nH	Murata	LQG15HS3N3S02D	Inductor, multilayer, air core, 3.3 nH, 0.3 A, 0.17 Ω, SMD
1	R1	270	Vishay-Dale	CRCW0402270RJNED	RES, 270, 5%, 0.063 W, 0402
1	U1	CC3220MODSF	Texas Instruments	CC3220MODSF12MOBR	SimpleLink™ Wi-Fi [®] and Internet-of-Things Module Solution, a Single-Chip Wireless MCU, MOB0063A (SIP MODULE-63)

⁽¹⁾ For CC3220MODAx: C2, L1, and E1 are not present.

66 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated



10.2 Device Connection and Layout Fundamentals

10.2.1 Power Supply Decoupling and Bulk Capacitors

Depending upon routing resistors and battery type, TI recommends adding two 100-µF ceramic capacitors to help provide the peak current drawn by the CC3220MODx and CC3220MODAx modules.

Note

The module enters a brown-out condition whenever the input voltage dips below V_{BROWN} (see Figure 8-4 and Figure 8-5). This condition must be considered during design of the power supply routing specifically if operating from a battery. For more details on brown-out consideration, see Section 8.7.

10.2.2 Reset

The module features an internal RC circuit to reset the device during power ON. The nRESET pin must be held below 0.6 V for at least 5 ms for the device to successfully reset.

10.2.3 Unused Pins

All unused pins can be left unconnected without any concern to leakage current.

10.3 PCB Layout Guidelines

This section details the PCB guidelines to speed up the PCB design using the CC3220MODx and CC3220MODAx modules. The integrator of the CC3220MODx and CC3220MODAx modules must comply with the PCB layout recommendations described in the following subsections to minimize the risk with regulatory certifications for the FCC, IC, CE, MIC, and SRRC. Moreover, TI recommends customers follow the guidelines described in this section to achieve similar performance to that obtained with the TI reference design.

10.3.1 General Layout Recommendations

Ensure that the following general layout recommendations are followed:

- · Have a solid ground plane and ground vias under the module for stable system and thermal dissipation.
- Do not run signal traces underneath the module on a layer where the module is mounted.

10.3.2 CC3220MODx RF Layout Recommendations

The RF section of this wireless module gets top priority in terms of layout. It is very important for the RF section to be laid out correctly to ensure optimum performance from the module. A poor layout can cause low-output power, EVM degradation, sensitivity degradation, and mask violations.

Copyright © 2021 Texas Instruments Incorporated



Figure 10-2 shows the RF placement and routing of the CC3220MODx module with external antenna.





Figure 10-2. RF Section Layout

Follow these RF layout recommendations for the CC320MODx device:

- RF traces must have $50-\Omega$ impedance.
- RF trace bends must be made with gradual curves, and 90° bends must be avoided.
- · RF traces must not have sharp corners.
- There must be no traces or ground under the antenna section.
- RF traces must have via stitching on the ground plane beside the RF trace on both sides.
- RF traces must be as short as possible. The antenna, RF traces, and the module must be on the edge of the PCB product in consideration of the product enclosure material and proximity.



For optimal RF performance, ensure the copper cut out on the top layer under the RF-BG pin (pin 31) is as shown in Figure 10-3.



Copyright © 2017, Texas Instruments Incorporated

Figure 10-3. Top Layer Copper Pullback on RF Pads



10.3.2.1 Antenna Placement and Routing

The antenna is the element used to convert the guided waves on the PCB traces to the free space electromagnetic radiation. The placement and layout of the antenna are the keys to increased range and data rates. Table 10-2 provides a summary of the recommended antennas to use with the CC3220MODx module.

Table 10-2. Antenna Guidelines

SR NO.	GUIDELINES
1	Place the antenna on an edge or corner of the PCB.
2	Ensure that no signals are routed across the antenna elements on all the layers of the PCB.
3	Most antennas, including the chip antenna used on the LaunchPad™, require ground clearance on all the layers of the PCB. Ensure that the ground is cleared on inner layers as well.
4	Ensure that there is provision to place matching components for the antenna. These must be tuned for best return loss when the complete board is assembled. Any plastics or casing must also be mounted while tuning the antenna because this can impact the impedance.
5	Ensure that the antenna impedance is 50 Ω because the module is rated to work only with a 50- Ω system.
6	In case of printed antenna, ensure that the simulation is performed with the solder mask in consideration.
7	Ensure that the antenna has a near omnidirectional pattern.
8	The feed point of the antenna is required to be grounded. This is only for the antenna type used on the CC3220MODx Launchpad. See the specific antenna data sheets for the recommendations.
9	To use the FCC certification of the module, refer to the CC3120 and CC3220 Radio Certifications wiki page on CC3220MODx Radio certification

Table 10-3 lists the recommended antennas to use with the CC3220MODx module. Other antennas may be available for use with the CC3220MODx modules. See the CC3120 and CC3220 Radio Certifications wiki page.

Table 10-3. Recommended Components

CHOICE	PART NUMBER	MANUFACTURER	NOTES
1	AH316M245001-T	Taiyo Yuden	Can be placed on edge of the PCB and uses much less PCB space

10.3.2.2 Transmission Line Considerations

The RF signal from the module is routed to the antenna using a Coplanar Waveguide with ground (CPW-G) structure. CPW-G structure offers the maximum amount of isolation and the best possible shielding to the RF lines. In addition to the ground on the L1 layer, placing GND vias along the line also provides additional shielding.

Figure 10-4 shows a cross section of the coplanar waveguide with the critical dimensions.




Figure 10-4. Coplanar Waveguide (Cross Section)



Figure 10-5 shows the top view of the coplanar waveguide with GND and via stitching.




Figure 10-5. CPW With GND and Via Stitching (Top View)

The recommended values for the PCB are provided for 2-layer boards in Table 10-4 and 4-layer boards in Table 10-5.

Table 10-4. Recommended PCB Values for 2-Layer Board (L1 to L2 = 42.1 mils)

PARAMETER	VALUE	UNIT
W	24.5	mils
S	6.5	mils
Н	42.1	mils
Er (FR-4 substrate)	4.8	

Table 10-5. Recommended PCB Values for 4-Layer Board (L1 to L2 = 16 mils)


PARAMETER	VALUE	UNITS	
W	21	mils	
S	10	mils	
Н	16	mils	
Er (FR-4 substrate)	4.5		



10.3.3 CC3220MODAx RF Layout Recommendations

Use the following guidelines to lay out the CC3220MODAx module with integral antenna, as shown in Figure 10-6.

- The module must have an overhang of 1 mm from the PCB edge.
- The module must have a 6-mm clearance on all layers (no copper) to the left and right of the module placement.
- There must be at least one ground-reference plane under the module on the main PCB.
- For additional Layout recommendations, see the CC3220MODASx SimpleLink™ Wi-Fi[®] and IoT Solution With MCU LaunchPad™ Hardware User's Guide.



Copyright © 2017, Texas Instruments Incorporated

Figure 10-6. CC3220MODAx Layout Guidelines



11 Environmental Requirements and Specifications

11.1 PCB Bending

The PCB bending specification will maintain planeness at a thickness of less than 0.1 mm.

11.2 Handling Environment

11.2.1 Terminals

The product is mounted with motherboard through land-grid array (LGA). To prevent poor soldering, do not make skin contact with the LGA portion.

11.2.2 Falling

The mounted components will be damaged if the product falls or is dropped. Such damage may cause the product to malfunction.

11.3 Storage Condition

11.3.1 Moisture Barrier Bag Before Opened

A moisture barrier bag must be stored in a temperature of less than 30°C with humidity under 85% RH. The calculated shelf life for the dry-packed product will be 12 months from the date the bag is sealed.

11.3.2 Moisture Barrier Bag Open

Humidity indicator cards must be blue, < 30%.

11.4 Baking Conditions

Products require baking before mounting if:

- Humidity indicator cards read > 30%
- Temp < 30°C, humidity < 70% RH, over 96 hours

Baking condition: 90°C, 12 to 24 hours

Baking times: 1 time



11.5 Soldering and Reflow Condition

- · Heating method: Conventional convection or IR convection
- Temperature measurement: Thermocouple d = 0.1 mm to 0.2 mm CA (K) or CC (T) at soldering portion or equivalent method
- Solder paste composition: Sn/3.0 Ag/0.5 Cu
- Allowable reflow soldering times: 2 times based on the reflow soldering profile (see Figure 11-1)
- Temperature profile: Reflow soldering will be done according to the temperature profile (see Figure 11-1)
- Peak temperature: 245°C




Figure 11-1. Temperature Profile for Evaluation of Solder Heat Resistance of a Component (at Solder Joint)

Note

TI does not recommend the use of conformal coating or similar material on the SimpleLink $^{\text{TM}}$ module. This coating can lead to localized stress on the solder connections inside the module and impact the module reliability. Use caution during the module assembly process to the final PCB to avoid the presence of foreign material inside the module.



12 Device and Documentation Support

TI offers and extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed in this section.

12.1 Development Tools and Software

For the most up to date list of Development Tools and Software, visit the CC3220MOD tools and software page. Or, click on the Alert me button in the top-right corner of the page, to stay informed of updates related to the CC3220MOD.

SimpleLink™ Wi-Fi® Starter Pro

The SimpleLink™ Wi-Fi[®] Starter Pro mobile App is a new mobile application for SimpleLink provisioning. It goes along with the embedded provisioning library and example that runs on the device side. The new provisioning release is TI recommendation for Wi-Fi provisioning using SimpleLink Wi-Fi products. It implements advanced AP mode provisioning along with feedback and fallback options to ensure successful process has been accomplished. Customers can use both embedded library and the mobile library for integration to their end products.

Kit (SDK)

SimpleLink™ CC3220 Wi- The SimpleLink™ Wi-Fi® CC3220 SDK contains drivers for the CC3220 Fi® Software Development programmable MCU, 30+ sample applications, and documentation needed to use the solution. It also contains the flash programmer, a command line tool for flashing software, configuring network and software parameters (SSID, access point channel, network profile, and so on), system files, and user files (certificates, web pages, and so on). This SDK can be used with Ti's SimpleLink Wi-Fi CC3220 LaunchPads.

Testing Tool

SimpleLink™ Wi-Fi® Radio The SimpleLink™ Wi-Fi® Radio Testing Tool is a Windows-based software tool for RF evaluation and testing of SimpleLink Wi-Fi CC3120 and CC3220 designs during development and certification. The tool enables low-level radio testing capabilities by manually setting the radio into transmit or receive modes. Usage of the tool requires familiarity and knowledge of radio circuit theory and radio test methods.

(MCU), Sitara Processors and SimpleLink™ Devices

Uniflash Standalone Flash CCS Uniflash is a standalone tool used to program on-chip flash memory on TI Tool for TI Microcontrollers MCUs and on-board flash memory for Sitara processors. Uniflash has a GUI, command line, and scripting interface. CCS Uniflash is available free of charge.

12.2 Firmware Updates

TI updates features in the service pack for this module with no published schedule. Due to the ongoing changes, TI recommends users have the latest service pack in their module for production.

To stay informed, sign up for updates using the SDK Alert me button in the top-right corner of the product page, or visit http://www.ti.com/cc3220sdk.

12.3 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of the CC3220MODx and CC3220MODAx and support tools (see Figure 12-1).

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all microprocessors (MPUs) and support tools. Each device has one of three prefixes: X, P, or null (no prefix) (for example, CC3220MODx and CC3220MODAx). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMDX) through fully qualified production devices and tools (TMDS).

Device development evolutionary flow:

- **X** Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.
- **P** Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.

null Production version of the silicon die that is fully qualified.

Support tool development evolutionary flow:

TMDX Development-support product that has not yet completed Texas Instruments internal qualification testing. **TMDS** Fully-qualified development-support product.

X and P devices and TMDX development-support tools are shipped against the following disclaimer:




Figure 12-1. CC3220MODx and CC3220MODAx Module Nomenclature

For orderable part numbers of the CC3220MODx and CC3220MODAx devices in the QFM package type, see , see ti.com, or contact your TI sales representative.



12.4 Documentation Support

To receive notification of documentation updates — including silicon errata — go to the CC3220MOD product folder on ti.com. In the upper-right corner, click on Alert me to receive a weekly digest of any product information that has changed. For change details, check the revision history of any revised document.

The current documentation that describes the processor, related peripherals, and other technical collateral is as follows.

Application Reports

Transfer of TI's Wi-Fi® Alliance Certifications to Products Based on SimpleLink™

SimpleLink™ CC3x20 Wi-Fi® In Security Features

Using Serial Flash on SimpleLink™ CC3x20 Wi-Fi® and Internet-of-Things Devices

SimpleLink™ CC3x20 Wi-Fi® and Internet-of-Things Over-the-Air Update

SimpleLink™ CC3x20 Wi-Fi® Internet-on-a chip™ Solution Device Provisioning

SimpleLink™ CC3x20 Wi-Fi® Internet-on-a chip™ Networking Sub-System Power Management This document explains how to employ the Wi-Fi Alliance[®] (WFA) derivative certification transfer policy to transfer a WFA certification, already obtained by Texas Instruments, to a system you have developed.

The SimpleLink Wi-Fi CC3120 and CC3220 Internet-on-a chip™ family of Internet-on-a chip™ Solution Built- devices from Texas Instruments offers a wide range of built-in security features to help developers address a variety of security needs, which is achieved without any processing burden on the main microcontroller (MCU). This document describes these security-related features and provides recommendations for leveraging each in the context of practical system implementation.

> This application note is divided into two parts. The first part provides important guidelines and best- practice design techniques to consider when choosing and embedding a serial flash paired with the CC3120 and CC3220 (CC3x20) devices. The second part describes the file system, along with guidelines and considerations for system designers working with the CC3x20 devices.

This document describes the OTA library for the SimpleLink™ Wi-Fi® CC3x20 family of devices from Texas Instruments and explains how to prepare a new cloud-ready update to be downloaded by the OTA library.

This guide describes the provisioning process, which provides the SimpleLink Wi-Fi device with the information (network name, password, and so forth) needed to connect to a wireless network.

This application report describes the best practices for power management and extended battery life for embedded low-power Wi-Fi devices such as the SimpleLink Wi-Fi Internet-on-a chip™ solution from Texas Instruments.

More Literature

RemoTI Manifest

CC3220MODx SimpleLink™ Wi-Fi® and Internet-of-Things Hardware Design Files CC3220MODAx SimpleLink™ Wi-Fi® and Internet-of-Things Hardware Design Files CC3120, CC3220 SimpleLink™ Wi-Fi® and Internet-of-Things Design Checklist



User's Guides

Simplelink™ CC3x20 Wi-Fi® Embedded **Programming**

This application note describes in details additional options that leverage all the features UniFlash has to offer, but without the necessary connected PC. This option is referred to as Embedded Programming. To achieve embedded programming, bootloader protocol implemented over UART is described in detail.

UniFlash SimpleLink™ CC3x20 Wi-Fi[®] and IoC™ Solution ImageCreator and Pro

This document describes the installation, operation, and usage of the SimpleLink ImageCreator tool as part of the UniFlash.

SimpleLink™ CC3x20 Wi-Fi[®] and Internet-of-Things Network Processor

This document provides software (SW) programmers with all of the required knowledge for working with the networking subsystem of the SimpleLink Wi-Fi devices. This guide provides basic guidelines for writing robust, optimized networking host applications, and describes the capabilities of the networking subsystem. The guide contains some example code snapshots, to give users an idea of how to work with the host driver. More comprehensive code examples can be found in the formal software development kit (SDK). This guide does not provide a detailed description of the host driver APIs.

SimpleLink™ CC3220 Wi-Fi® Out-of-Box Application

This application demonstrates the out-of-box (OOB) experience with the CC3220 LaunchPad™ Development Kit from Texas Instruments.

SimpleLink™ CC3x20 Wi-**Applications**

This guide describes TI's SimpleLink™ Wi-Fi® provisioning solution for mobile Fi® Provisioning for Mobile applications, specifically on the use of the Android®™ and iOS® building blocks for UI requirements, networking, and provisioning APIs required for building the mobile application.

SimpleLink™ CC3220 Wi-Guide

This guick start guide details the out-of-box experience for the CC3220 Fi® Out-of-Box Quick Start LaunchPad™ Development Kit from Texas Instruments.

SimpleLink™ CC3220 Wi-Fi[®] and Internet-of-Things **TRM**

This manual describes the modules and peripherals of the SimpleLink CC32xx wireless MCU. Each description presents the module or peripheral in a general sense. Not all features and functions of all modules or peripherals may be present on all devices. Pin functions, internal signal connections, and operational parameters differ from device to device. The user should consult the devicespecific data sheet for these details.

SimpleLink™ CC3x20 Wi-Fi® and Internet-on-a chip™ Solution Radio Tool

The Radio Tool serves as a control panel for direct access to the radio, and can be used for both the radio frequency (RF) evaluation and for certification purposes. This guide describes how to have the tool work seamlessly on Texas Instruments ™ evaluation platforms such as the BoosterPack™ plus FTDI emulation board for CC3120 devices, and the LaunchPad™ for CC3220 devices.

SimpleLink™ CC3220 Wi-Fi® and Internet-of-Things Solution, a Single-Chip Wireless MCU

This guide is intended to assist users in the initial setup and demonstration of running their first sample application for the CC3220, CC3220S, CC3220SF, CC3220MODx, and CC3220MODAx SimpleLink™ Wi-Fi® and Internet-of-Things Solution, a Single-Chip Wireless MCU from Texas Instruments™. The guide explains how to install the software development kit (SDK) and various other tools required to get started with the first application.

SimpleLink™ CC3220MOD Wi-Fi[®] LaunchPad™

The CC3220MOD SimpleLink LaunchPad™ Development Kit (LAUNCHCC3220MODASF) is a low-cost evaluation platform for Arm®Cortex®-M4based MCUs. The LaunchPad design highlights the CC3220MOD Internet-on-a Development Kit Hardware chip™ solution and Wi-Fi capabilities. The CC3220MOD LaunchPad also features temperature and accelerometer sensors, programmable user buttons, three LEDs for custom applications, and onboard emulation for debugging. The stackable headers of the CC3220MOD LaunchPad XL interface demonstrate how easy it is to expand the functionality of the LaunchPad when interfacing with other peripherals



on many existing BoosterPack™ Plug-in Module add-on boards, such as graphical displays, audio codecs, antenna selection, environmental sensing, and more.

SimpleLink™ CC3220 Wi-Fi® and Internet of Things This document introduces the user to the environment setup for the CC3220x device, along with some reference examples from the software development kit (SDK). This document explains both the platform and the framework available to enable further application development.

12.5 Trademarks

SimpleLink[™], Internet-on-a chip[™], SmartConfig[™], Texas Instruments[™], E2E[™], BoosterPack[™], LaunchPad[™], and are trademarks of Texas Instruments.

Wi-Fi CERTIFIED™, WPA2™, WPA™, and WPA3™ are trademarks of Wi-Fi Alliance.

 $\mathsf{Macronix}^\mathsf{TM}$ is a trademark of Macronix International Co..

Macrocell[™] is a trademark of Kappa Global Inc.

Wi-Fi® and Wi-Fi Direct® are registered trademarks of Wi-Fi Alliance.

Arm®, Cortex®, and Thumb® are registered trademarks of Arm Limited.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc.

ZigBee® is a registered trademark of ZigBee Alliance.

Android® is a registered trademark of Google, Inc.

iOS® is a registered trademark of Apple.

All trademarks are the property of their respective owners.



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document.

13.1 Mechanical, Land, and Solder Paste Drawings

Note

The total height of the module is 2.45 mm.

The weight of the CC3220MODx module is 0.00175 kg ±3%.

The weight of the CC3220MODAx module is 0.00206 kg ±3%

Note

- 1. All dimensions are in mm.
- 2. Solder mask should be the same or 5% larger than the dimension of the pad
- 3. Solder paste must be the same as the pin for all peripheral pads. For ground pins, make the solder paste 20% smaller than the pad.

13.2 Package Option Addendum

The CC3220MOD is only offered in a 750-unit reel. The CC3220MODA is only offered in a 600-unit reel.



13.2.1 Packaging Information

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL, Peak Temp (3)	Op Temp (°C)	Device Marking ^{(4) (5)}
CC3220MODSM2MOBR	ACTIVE	QFM	МОВ	63	750	Green (RoHS and no Sb/Br)	Ni, AU	3, 250°C	-40 to 85	CC3220MODSM2MOB
CC3220MODSF12MOBR	ACTIVE	QFM	МОВ	63	750	Green (RoHS and no Sb/Br)	Ni, AU	3, 250°C	-40 to 85	CC3220MODSF12MOB
CC3220MODASM2MONR	ACTIVE	QFM	MON	63	600	Green (RoHS and no Sb/Br)	Ni, AU	3, 250°C	-40 to 85	CC3220MODASM2MON
CC3220MODASF12MONR	ACTIVE	QFM	MON	63	600	Green (RoHS and no Sb/Br)	Ni, AU	3, 250°C	-40 to 85	CC3220MODASF12MON

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (5) Multiple Device markings will be inside parentheses. Only on Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



13.2.2 Tape and Reel Information






Surface resistance $10^{7} \sim 10^{11} \Omega/\Box$

Spec	Vendor No.	W1	W2(max)
13" 100*12mm	RUR-22-3-X*	12.4 ^{+2.0}	18.4
13" 100*16mm	RUR-23-3-X*	16.4 ^{+2.0}	22.4
13" 100*24mm	RUR-24-3-X*	24.4 ^{+2.0}	30.4
13" 1)0*32mm	RUR-25-3-X*	32.4-0	38.4
13" 100*44mm	RUR-26-3-X*	44.4 . 0	50.4
13" 100*56mm	RUR-27-3-X*	56.4 ^{+2.0}	62.4
13" 100*72mm	RUR-28-3-X*	72.4 ^{+2.0}	79.5
13" 100*88mm	RUR-29-3-X*	88.4-0	96
13" 100*104mm	RUR-2A-3-X*	104.4-0	112



13.2.2.1 CC3220MODx Tape Specifications





B0

K0

- 1. 10 sprocket hole pitch cumulative tolerance ±0.20.
 2. Carrier camber is within 1 mm in 250 mm.
 3. Material: Black Conductive Polystyrene Alloy.

- 4. All dimensions meet EIA-481-C requirements. 5. Thickness: 0.40±0.05mm.
- 6. Packing length per13" reel: 25 Meters.
- 7. Component load per 7" reel :1000pcs


W	44.00±0.30
A0	17.85±0.10

 20.85 ± 0.10

 2.50 ± 0.10




13.2.2.2 CC3220MODAx Tape Specifications



- 1. 10 sprocket hole pitch cumulative tolerance ± 0.20 .
- 2. Carrier camber is within 1 mm in 250 mm.
- 3. Material: Black Conductive Polystyrene Alloy.
- 4. All dimensions meet EIA-481-D requirements.
- 5. Thickness: 0.40±0.05mm.
- 6. Packing length per 13" reel: 23.5 Meters.(樣品盤) 7. Component load per 13" reel: 800 pcs.

W	44.00±0.30
A0	20.90±0.10
В0	25.40±0.10
K0	2.60 ± 0.10






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.






NOTES: (continued)

3. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).






NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.






NOTES: (continued)

- 3. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

^{5.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated