

# BQ27Z746 Impedance Track™ Technology Battery Gas Gauge and Protection Solution for 1-Series Cell Li-Ion Battery Packs

### 1 Features

- Integrated battery gas gauge and protector
- Flash-programmable custom BQBMP RISC CPU
  - SHA-256 authentication
  - 400kHz I<sup>2</sup>C bus communications interface
- Low-voltage (2.0V) operation
- Two independent precision 16-bit ADCs
  - Coulomb counting ADC with current sense resistor down to  $1m\Omega$
  - Voltage ADC for cell voltage and external and internal temperature sensors
- Battery fuel gauging based on patented Impedance Track<sup>™</sup> technology
  - Models battery discharge curve for accurate time-to-empty predictions
  - Automatically adjusts for aging-, temperature-, and rate-induced effects on the battery
- Battery Kelvin sense differential analog output pins with built-in protection
- High-side or low-side current sensing
- Programmable hardware-based protection
  - High-side FET gate drivers
  - Overvoltage and undervoltage (OVP and UVP)
  - Overcurrent in discharge and overcurrent in charge (OCD and OCC)
  - Short circuit in discharge (SCD)
  - Firmware-based overtemperature (OT)
- Reduced typical power modes
  - SLEEP mode: 20µA
  - SHIP mode: 10µA
  - SHELF mode 5 μA
  - SHUTDOWN mode: 0.2µA
- Ultra-compact, 15-ball NanoFree™ DSBGA

## 2 Applications

- Any end equipment with 1-series rechargeable batteries:
  - **Smartphones**
  - **Tablets**
  - Cameras
  - Portable wearables/medical
  - Industrial handhelds

## 3 Description

The Texas Instruments BQ27Z746 Impedance Track™ gas gauge solution is a highly integrated, accurate 1-series cell gas gauge and protection solution.


The BQ27Z746 device provides a fully integrated pack-based solution with a flash programmable custom reduced instruction-set CPU (RISC), safety protection, differential battery sensing analog output, and authentication for 1-series cell Li-ion and Lipolymer battery packs.

The BQ27Z746 gas gauge communicates through an I<sup>2</sup>C compatible interface and combines an ultralow power TI BQBMP processor, high accuracy analog measurement capabilities, integrated flash memory, N-CH high-side FET drive, and a SHA-2 Authentication transform responder into a complete, high-performance battery management solution.

#### **Package Information**

PART NUMBER	PACKAGE (1)	BODY SIZE (NOM)
BQ27Z746	YAH (15)	1.69mm × 2.57mm

For all available packages, see the orderable addendum at the end of the data sheet.



**BQ27Z746 Simplified Schematic** 



# **Table of Contents**

1 Features	7 Applications and Implementation22
2 Applications	7.1 Application Information
3 Description	
4 Pin Configurations and Functions	
5 Specifications	
5.1 Absolute Maximum Ratings	
5.2 ESD Ratings	
5.3 Recommended Operating Conditions	
5.4 Thermal Information	5 10.1 Third-Party Products Disclaimer28
5.5 Electrical Characteristics	5 10.2 Documentation Support28
5.6 Digital I/O: DC Characteristics1	2 10.3 Receiving Notification of Documentation Updates28
5.7 Digital I/O: Timing Characteristics1	
5.8 Typical Characteristics1	5 10.5 Trademarks28
6 Detailed Description1	6 10.6 Electrostatic Discharge Caution28
6.1 Overview1	6 10.7 Glossary28
6.2 Functional Block Diagram1	6 11 Revision History29
6.3 Feature Description1	7 12 Mechanical, Orderable, and Packaging
6.4 Device Functional Modes2	0 Information30



# **4 Pin Configurations and Functions**




Figure 4-1. Pinout Diagram

**Table 4-1. Pin Functions** 

	PIN		DESCRIPTION
NAME	NO.	TYPE <sup>(1)</sup>	DESCRIPTION
CHG	A1	AO	Charge FET (CHG) driver
DSG	A2	AO	Discharge FET (DSG) driver. Connect a series 10-M $\Omega$ typical resistor (R <sub>DSG</sub> ) between DSG pin and PACK+ positive terminal.
PACK	А3	IA	Pack input voltage sensing pin. Connect a series 5-k $\Omega$ typical resistor (R <sub>PACK</sub> ) between PACK pin and PACK+ positive terminal.
VDD	B1	Р	LDO regulator input. Connect a 1- $\mu$ F typical capacitor ( $C_{VDD}$ ) between VDD and VSS. Place the capacitor close to the gauge.
BAT	B2	IA	Battery voltage measurement sense input
BAT_SP	В3	OA	Cell sense output, positive
BAT_SN	C3	OA	Cell sense output, negative
TS	C1	IA	Thermistor input to ADC with internal 18-kΩ pullup resistor
GPO/TS1	C2	I/O	General purpose output. Optional TS1 ADC input channel with internal 18-kΩ pullup resistor
VSS	D1	Р	Device ground
ENAB	D2	I	Active low digital input with weak internal pullup to VDD. If enabled for ultra-low power SHIP mode, driving this signal to the PACK– negative terminal will enable the device to wake up.
SDA	D3	I/O	Digital input, open drain output for I <sup>2</sup> C serial data. Use with a typical 10-kΩ pullup resistor.
SCL	E3	I/O	Digital input, open drain output for I <sup>2</sup> C serial clock. Use with a typical 10-kΩ pullup resistor.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



## Table 4-1. Pin Functions (continued)

	PIN		DESCRIPTION
NAME	NO.	TYPE <sup>(1)</sup>	DESCRIPTION
SRP	E1	IA	This is the positive analog input pin connected to the internal coulomb-counter peripheral for integrating a small voltage between SRP (positive side) and SRN (negative side).
SRN	E2	IA	This is the negative analog input pin connected to the internal coulomb-counter peripheral for integrating a small voltage between SRP (positive side) and SRN (negative side).

(1) I/O = Digital input/output, IA = Analog input, AO= Analog output, P = Power connection

## 5 Specifications

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT	
Supply voltage range	VDD	-0.3	6	V	
	PACK (limited to 4 mA max)	-0.3	8		
Input voltage range	PACK+ external battery pack input terminal with 5 k $\Omega$ resistor in series to device PACK input pin	-0.3	24		
	PACK+ external battery pack input terminal with a 5 k $\Omega$ resistor (R <sub>PACK</sub> ) in series to device PACK pin and a 10 M $\Omega$ resistor (R <sub>DSG</sub> ) to device DSG pin	-12	24	V	
	BAT	-0.3	6		
	SDA, SCL, ENAB	-0.3	6		
	TS	-0.3	2		
	SRP, SRN	-0.3	V <sub>BAT</sub> + 0.3		
Output voltage range	BAT_SP, BAT_SN	-0.3	6	V	
Output voltage range	CHG, DSG	-0.3	12	v	
Operating junction temperature, T <sub>J</sub>		-40	85	°C	
Storage temperature, T <sub>stg</sub>		-65	150	°C	

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

## 5.2 ESD Ratings

			VALUE	UNIT
V	Floatraatatia diaaharra	Human-body model (HBM) on all pins, per ANSI/ESDA/ JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM) on all pins, per ANSI/ESDA/ JEDEC JS-002 <sup>(2)</sup>	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## **5.3 Recommended Operating Conditions**

Submit Document Feedback

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply voltage range	/DD	2.0		5.5	V

## **5.3 Recommended Operating Conditions (continued)**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
	PACK (with 5 kΩ R <sub>PACK</sub> current limit)	0	12	
Input voltage range	PACK (no R <sub>PACK</sub> current limit)	0	5.5	
	BAT	1.5	5.5	V
range	SDA, SCL, ENAB	-0.3	VDD	V
	TS	VSS	1.8	
	SRN, SRP	V <sub>CC_CM</sub> - 0.1	V <sub>CC_CM</sub> + 0.1	
	BAT_SP, BAT_SN	2	VDD +V <sub>OFFS</sub>	
Output voltage	GPO	VSS	1.8	V
range	CHG, DSG	VSS	VDD+ (VDD × A <sub>FETON</sub> )	v
External Decoup	oling Capacitor on VDD pin, C <sub>VDD</sub>	1		μF
External Decoup	oling Capacitor on TS pin, C <sub>TS</sub>		0.01	μF
External Sense R <sub>PACK</sub>	External Sense Resistor from PACK+ terminal to device PACK pin, R <sub>PACK</sub>			kΩ
External Sense Resistor from PACK+ terminal to device DSG pin, R <sub>DSG</sub>		10		МΩ
External Sense	Resistor from SRN to SRP pins, R <sub>SNS</sub>	1	20	mΩ
Operating Temp	erature, T <sub>A</sub>	-40	85	°C

### **5.4 Thermal Information**

Over-operating free-air temperature range (unless otherwise noted)

	THERMAL METRIC <sup>(1)</sup>	YAH (DSBGA)	UNIT
	I HERMAL METRIC"	(15 PINS)	UNII
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	70	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	17	1
R <sub>0JB</sub>	Junction-to-board thermal resistance	20	°C/W
ΨЈТ	Junction-to-top characterization parameter	1	C/VV
ΨЈВ	Junction-to-board characterization parameter	18	1
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	NA	1

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## **5.5 Electrical Characteristics**

## **5.5.1 Supply Current**

Unless otherwise noted, characteristics noted under conditions of  $T_A = -40$  to 85°C, no host communications, PROT On<sup>(1)</sup>,  $V_{CHG}$  and  $V_{DSG} > 5$  V,  $C_{LOAD} = 8$  nF (typical 20 nA), VDD = 4 V, Average current over 30 s with default firmware settings

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
I <sub>NORMAL</sub>	Standard operating conditions	86		μΑ
I <sub>SLEEP</sub>	Measured current ≤ sleep current threshold	20		μΑ
I <sub>SHIP</sub>	V <sub>BAT</sub> = 3.0 V, Firmware SHIP mode enabled. 60 s average	10		μΑ
ISHELF	V <sub>BAT</sub> = 3.0 V, Firmware SHELF mode enabled. PROT Off . 60 s average	5		μΑ

Copyright © 2025 Texas Instruments Incorporated



### 5.5.1 Supply Current (continued)

Unless otherwise noted, characteristics noted under conditions of  $T_A$  = -40 to 85°C, no host communications, PROT On<sup>(1)</sup>,  $V_{CHG}$  and  $V_{DSG}$  > 5 V,  $C_{LOAD}$  = 8 nF (typical 20 nA), VDD = 4 V, Average current over 30 s with default firmware settings

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>SHUT</sub>	Firmware SHUTDOWN mode enabled OR $V_{BAT} \le V_{SHUT}$ , PROT Off		0.2	1	μΑ

<sup>(1)</sup> PROT On/Off. Protector block enabled with both DSG and CHG pins On or Off.

## 5.5.2 Common Analog (LDO, LFO, HFO, REF1, REF2, I-WAKE)

Unless otherwise noted, characteristics noted under conditions of  $T_A$  = -40 to 85°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Internal 1.8-V L	LDO (REG18)				-	
V <sub>REG18</sub>	Regulator output voltage		1.6	1.8	2.0	V
ΔV <sub>REG18TEMP</sub>	Regulator output change with temperature	$\Delta V_{BAT}/\Delta T_A$ , $I_{REG18} = 10 \text{ mA}$	-1.2%		+1.2%	
ΔV <sub>REG18LINE</sub>	Line regulation		-0.8%		0.8%	
ΔV <sub>REG18LOAD</sub>	Load regulation	I <sub>REG18</sub> = 16 mA	-1.5%		1.5%	
I <sub>SHORT</sub>	Short Circuit Current Limit	V <sub>REG18</sub> = 0 V	18		60	mA
PSRR <sub>REG18</sub>	Power Supply Rejection Ratio	$\Delta V_{BAT}/\Delta V_{REG18}$ , $I_{REG18}$ = 10 mA, $V_{BAT}$ > 2.5 V, f = 10 Hz		50		dB
$V_{PORth}$	POR threshold	Rising Threshold	1.55	1.65	1.75	V
$V_{PORhy}$	POR hysteresis			0.1		V
V <sub>ENAB</sub>	ENAB turn-on voltage for LDO (1)	Active low falling threshold			0.4	V
R <sub>ENAB</sub>	ENAB pin pullup resistance (1)	Internal pull-up to VDD	0.7	1	1.3	МΩ
Low Frequenc	y Internal Oscillator (LFO)				1	
$f_{LFO}$	LFO Operating frequency	Name of an austin a manda		65.536		kHz
f <sub>LFO(ERR)</sub>	LFO Frequency error	Normal operating mode	-2.5%		+2.5%	
f <sub>LFO32</sub>	LFO operating frequency	Low power mode		32.768		kHz
f <sub>LFO32(ERR)</sub>	LFO frequency error	Low power mode	-5%		+5%	
High Frequenc	cy Internal Oscillator (HFO)					
f <sub>HFO</sub>	HFO operating frequency			16.78		MHz
f	HFO frequency error	TA = -20°C to 70°C	-2.5%		2.5%	
f <sub>HFO(ERR)</sub>	The Onequency entor	TA = -40°C to 85°C	-3.5%		3.5%	
t <sub>HFOSTART</sub>	HFO start-up time	T <sub>A</sub> = -40°C to 85°C, CLKCTL[HFRAMP] = 1, oscillator frequency within +/- 3% of nominal frequency or a power-on reset			4	ms
Voltage Refere	ence1 (VREF1)		-			
V <sub>REF1</sub>	Internal reference voltage	REF1 is for protection circuits, LDO,	1.195	1.21	1.227	V
V <sub>REF1_DRIFT</sub>	Internal Reference Voltage Drift	and CC	-80		+80	PPM/°(
Voltage Refere	ence2 (VREF2)				'	
V <sub>REF2</sub>	Internal Reference Voltage		1.2	1.21	1.22	V
V <sub>REF2_DRIFT</sub>	Internal Reference Voltage Drift	REF2 is for the ADC	-20		+20	PPM/°
Wake-Up Com	parator (I-WAKE)	1		,		

## 5.5.2 Common Analog (LDO, LFO, HFO, REF1, REF2, I-WAKE) (continued)

Unless otherwise noted, characteristics noted under conditions of  $T_A$  = -40 to 85°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>WAKE</sub>	Sense resistor voltage threshold range to wake-up gauge from low-power states (2)	500 μV step. Data Flash firmware default is 2 mV typical	-1.5	-2.0	-2.5	mV
	Effective wake-up current threshold range	Ideal R <sub>SNS</sub> = 1 mΩ	-1000		-3000	mA
I <sub>WAKE</sub>		Ideal R <sub>SNS</sub> = 2 mΩ	-500		-1500	
	an eenera range	Ideal R <sub>SNS</sub> = 5 mΩ	-200		-600	
V <sub>WAKE_ACC</sub>	Wake-up detection accuracy (2)		-250		250	μV
	I-WAKE detection delay options (1)	Configurable with two delay options.	9.6	12	14.4	
t <sub>WAKE</sub>		Data Flash firmware default is 12 ms typical	19.2	24	28.8	ms

<sup>(1)</sup> Specified by design

### 5.5.3 Battery Protection (CHG, DSG)

Protection hardware circuits operating over free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
N-CH FET DR	IVER, CHG AND DSG					
V <sub>DRIVER</sub>	Gate Driver Voltage, V <sub>CHG</sub> or V <sub>DSG</sub>	C <sub>LOAD</sub> = 8 nF	2	2 × VDD		V
A <sub>FETON</sub>	FET driver gain factor, Vgs voltage to FET	A <sub>FETON</sub> = (V <sub>driver</sub> – VDD)/VDD, C <sub>LOAD</sub> = 8 nF, UVP < VDD < 3.8 V	0.9	1.0	1.2	V/V
V <sub>DSGOFF</sub>	DSG FET driver off output voltage	V <sub>DSGOFF</sub> = V <sub>DSG</sub> – PACK, C <sub>L</sub> = 8 nF			0.2	V
V <sub>CHGOFF</sub>	CHG FET driver off output voltage	V <sub>CHGOFF</sub> = V <sub>CHG</sub> – VSS , C <sub>L</sub> = 8 nF			0.2	V
t <sub>rise</sub>	FET driver rise time (1)	C <sub>L</sub> = 8 nF, (Vdriver – VDD)/VDD = 1x V <sub>FETON</sub> changes from VDD to 2×VDD		400	800	us
t <sub>fall</sub>	FET driver fall time (1)	CL = 8 nF, V <sub>FETON</sub> changes from V <sub>FETMAX</sub> to V <sub>FETOFF</sub>		50	200	us
V <sub>FET_SHUT</sub>	Firmware FET driver shut down voltage (2) (4)	Configurable with 1-mV steps —	2000	2100	5000	mV
V <sub>FET_SHUT_RE</sub>	Firmware FET driver shut down release (2) (4)		2000	2300	5000	mV
I <sub>LOAD</sub>	FET driver maximum loading		-		10	uA
VOLTAGE PR	OTECTION					
V <sub>OVP</sub>	Hardware overvoltage protection (OVP) detection range <sup>(3)</sup>	Recommended threshold range.	3500		5000	mV
OVI	Factory default trimmed threshold <sup>(3)</sup>	Factory trimmed in 50-mV steps	4525			
		TA = 25°C, C <sub>LOAD</sub> at CHG/DSG < 1 μA	-15		15	mV
V <sub>OVP_ACC</sub>	Hardware OVP detection accuracy (3)	TA = 0°C to 60°C, C <sub>LOAD</sub> at CHG/DSG < 1 μA	-25		25	mV
		TA = $-40$ °C to 85°C, C <sub>LOAD</sub> at CHG/DSG < 1 $\mu$ A	-50		50	mV
V <sub>FW_OVP</sub>	Firmware OVP detection range (4)	Configurable with 1-mV steps	2000	4490	5000	mV
V <sub>FW_OVP_REL</sub>	Firmware OVP release range (4)	Comigurable with 1-my steps	2000	4290	5000	mV
V <sub>UVP</sub>	Hardware undervoltage (UVP) detection range (3)	Recommended threshold range. Factory trimmed in 50-mV steps	2000		4000	mV
	Factory default trimmed threshold <sup>(3)</sup>	- Factory tillillied in 50-my steps		2300		

<sup>(2)</sup> Data flash is configurable in FULL ACCESS mode and locked in SEALED. Accuracy is assured by factory trim at specified default threshold. A change in the factory threshold requires device calibration in the field.



## 5.5.3 Battery Protection (CHG, DSG) (continued)

Protection hardware circuits operating over free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		TA = 25°C, C <sub>LOAD</sub> at CHG/DSG < 1 μA	-20		20	mV
V <sub>UVP_ACC</sub>	Hardware UVP detection accuracy (3)	TA = 0°C to 60°C, C <sub>LOAD</sub> at CHG/DSG < 1uA	-30		30	mV
		TA = -40°C to 85°C, C <sub>LOAD</sub> at CHG/DSG < 1uA	-50		50	mV
V <sub>FW_UVP</sub>	Firmware UVP detection range (4)	Configurable with 4 m/ / store	2000	2500	5000	
V <sub>FW_UVP_REL</sub>	Firmware UVP release range (4)	Configurable with 1 mV steps	2000	2900	5000	mV
R <sub>PACK-VSS</sub>	Resistance between PACK and VSS	SHUTDOWN mode only	100	300	550	kΩ
V <sub>RCP</sub>	Reverse Charge Protection limit	−10V Continuous Operating, −12 V ABS MAX	-10			V
CURRENT PI	ROTECTION					
V <sub>occ</sub>	Sense voltage threshold range for Overcurrent in Charge (OCC) (3) (4)	Recommended threshold range.	4		100	mV
500	Factory default trimmed threshold <sup>(3)</sup>	Factory trimmed in 1-mV steps		14		
V <sub>OCC</sub>	OCC 2-mV step design option	2 mV step configuration option	2		256	mV
		Ideal R <sub>SNS</sub> = 1 mΩ	4	14	100	
l <sub>occ</sub>	Effective OCC current threshold range from V <sub>OCC</sub> (1) (4)	Ideal R <sub>SNS</sub> = 2 mΩ	2	7	50	Α
	nom vocc ,	Ideal R <sub>SNS</sub> = 5 mΩ	0.8	2.8	20	
I <sub>FW_OCC</sub>	Firmware OCC detection range (4)	Configurable with 1 mA steps	0	12000	+I <sub>CC_IN</sub>	mA
V <sub>OCD</sub>	Sense voltage threshold range for Overcurrent in discharge (OCD) (3) (4)	Recommended threshold range.	-4		-100	mV
	Factory default trimmed threshold <sup>(3)</sup>	Factory trimmed in 1-mV steps		-16		
V <sub>OCD</sub>	OCD 2-mV step design option	±2 mV step configuration option	-2		-256	mV
		Ideal R <sub>SNS</sub> = 1 mΩ	-4	-16	-100	0 A
I <sub>OCD</sub>	Effective OCD current threshold range from V <sub>OCD</sub> <sup>(1)</sup> <sup>(4)</sup>	Ideal R <sub>SNS</sub> = 2 mΩ	-2	-8	-50	
	v 0CD	Ideal R <sub>SNS</sub> = 5 mΩ	-0.8	-3.2	-20	
I <sub>FW_OCD</sub>	Firmware OCD detection range (4)	Configurable with 1-mA steps	-I <sub>CC_IN</sub>	-7000	0	mA
$V_{SCD}$	Sense voltage threshold range for Short circuit current in discharge (SCD) (3) (4)	Threshold factory trimmed with 1-mV steps	-5		-120	mV
	Factory default trimmed threshold <sup>(3)</sup>			-20		
	E# 11 00D 111 1 1	ldeal R <sub>SNS</sub> = 1 mΩ	<b>-</b> 5	-20	-120	
I <sub>SCD</sub>	Effective SCD current threshold range from V <sub>SCD</sub> (1) (4)	Ideal R <sub>SNS</sub> = 2 m $\Omega$	-2.5	-10	-60	Α
		ldeal R <sub>SNS</sub> = 5 mΩ	-1	-4	-24	
		<20 mV, TA = -25°C to 60°C	-2.1		2.1	
	Oversurrent (OCC, OCD, CCD)	<20 mV	-2.1		2.1	
$V_{OC\_ACC}$	Overcurrent (OCC, OCD, SCD) detection accuracy (3)	20 mV-55 mV	-3		3	mV
		56 mV-100 mV	-5		5	
		>100 mV	-12		12	
I <sub>PACK-VDD</sub>	Current sink between PACK and VDD during current fault	Load removal detection in firmware		15		μΑ
	OCC fault release threshold	(/		100		mV
OC_REL	OCD, SCD fault release threshold	(V <sub>PACK</sub> – V <sub>BAT</sub> )		-400		mV

## 5.5.3 Battery Protection (CHG, DSG) (continued)

Protection hardware circuits operating over free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T <sub>OTC_TRIP</sub>			-40.0	55.0	150.0	°C
T <sub>OTC_REL</sub>	OTC trip/release threshold (2) (4)		-40.0	50.0	150.0	°C
T <sub>OTD_TRIP</sub>			-40.0	60.0	150.0	°C
T <sub>OTD_REL</sub>	OTD trip/release threshold (2) (4)	Firmware-based and configurable in	-40.0	55.0	150.0	°C
T <sub>UTC_TRIP</sub>	UTC trip/release threshold (2) (4)	0.1°C steps	-40.0	0.0	150.0	°C
T <sub>UTC_REL</sub>	OTC trip/release trireshold (=/ (*/		-40.0	5.0	150.0	°C
T <sub>UTD_TRIP</sub>	LITE 4 min (male and 4 household (2) (4)		-40.0	0.0	150.0	°C
T <sub>UTD_REL</sub>	UTD trip/release threshold (2) (4)		-40.0	5.0	150.0	°C
PROTECTIO	ON DELAY <sup>(1)</sup>				'	
t <sub>OVP</sub>	OVP detection delay (debounce) options (1) (4)	Configurable with 4095 delay options in 1.953-ms steps. Factory default = 1000 ms (512 counts) typical	1.953	1000	7998	ms
t <sub>UVP</sub>	UVP detection delay (debounce) options (1) (4)	Configurable with 127-delay options in 1.953-ms steps. Factory default = 127 ms (65 counts) typical	1.953	127	248	ms
tocc	OCC detection delay (debounce) options (1) (4)	Configurable with 31 delay options in 1.953-ms steps. Factory default = 7.8 ms (4 counts) typical	1.953	7.8	60.5	ms
t <sub>OCD</sub>	OCD detection delay (debounce) options (1) (4)	Configurable with 255 delay options in 0.244-ms steps. Factory default = 15.9 ms (65 counts) typical	0.244	15.9	62.3	ms
t <sub>SCD</sub>	SCD detection delay (debounce) options (1) (4)	Configurable with seven delay options in 122-µs steps. Factory default = 244-µs (2 counts) typical	122	244	854	μs
T <sub>OTC_DLY</sub>	OTC trip delay <sup>(2) (4)</sup>	Circulate hand and application 1	0	2	255	s
T <sub>OTD_DLY</sub>	OTD trip delay <sup>(2) (4)</sup>	Firmware-based and configurable in 1- s steps.	0	2	255	s
T <sub>UTC_DLY</sub>	UTC trip delay <sup>(2) (4)</sup>	The typical value is the data flash	0	2	255	s
T <sub>UTD_DLY</sub>	UTD trip delay <sup>(2) (4)</sup>	factory default.	0	2	255	s
	(LOW VOLTAGE) CHARGING					
V <sub>0CHGR</sub>	Charger voltage requires to start zero- volt charging	V <sub>PACK</sub> – VSS	1.6			V
V <sub>0INH</sub>	Battery voltage that inhibits zero-volt charging	VDD – VSS		1.0	1.1	V

- (1) Specified by design. Not production tested.
- (2) Firmware-based parameter. Not production tested.
- (3) Accuracy assured by factory trim at specified default threshold. A change from the default threshold requires device calibration in the field. Refer to the BQ27Z746 Technical Reference Manual.
- (4) Specified typical value is the factory default. Not production tested. The data flash configuration value can be changed in FULL ACCESS mode and is locked in SEALED mode. Refer to the BQ27Z746 Technical Reference Manual.

## 5.5.4 Cell Sensing Output (BAT\_SP, BAT\_SN)

Unless otherwise noted, characteristics noted under conditions of  $T_A = -40$  to 85°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Static Response							
		V <sub>BAT</sub> @ 1500 mV and 2400 mV DC,	1450	1500	1550		
V <sub>BUFACC</sub>	Buffer accuracy (BAT_SP – BAT_SN)	PACK-BAT_SP ≥ 200 mV, BAT_SP load: Hi-Z to 1 kΩ, BAT_SN load: 1 kΩ to 10 kΩ	2350	2400	2450	mV	



## 5.5.4 Cell Sensing Output (BAT\_SP, BAT\_SN) (continued)

Unless otherwise noted, characteristics noted under conditions of  $T_A$  = -40 to 85°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		400-mV option, V <sub>BAT</sub> = 1.5 V to 2.5 V	370	400	430	
.,	BAT SN common mode shift	200-mV option, V <sub>BAT</sub> = 2.0 V to 2.5 V	170	200	230	
V <sub>BUFOFFS</sub>	(BAT_SN – VSS)	0-mV option, V <sub>BAT</sub> = 2.0 V to 2.5 V	-30	0	30	mV
		600-mV option, V <sub>BAT</sub> = 2.0 to 2.5 V	550	600	650	
ΔV <sub>BUF_LINE</sub>	Buffer line regulation	V <sub>BAT</sub> = 1.5 to 2.5 V, no load, BAT_SP - BAT_SN, V <sub>PACK</sub> - V <sub>BAT</sub> = 1.0 V		10		mV
ΔV <sub>BUF_LOAD</sub>	Buffer load regulation	V <sub>BAT</sub> = 2.4 V, load = 1 mA, BAT_SP – BAT_SN, V <sub>PACK</sub> - V <sub>BAT</sub> = 1.0 V		1.2		mV
V <sub>RLOACC</sub>	RLO mode accuracy (BAT_SP – BAT_SN)	V <sub>BAT</sub> = 3000-mV to 5000-mV DC,	-7		+7	
V <sub>RLOACCP</sub>	RLO mode accuracy (BAT_SP – VSS)	For stability, 0-mV buffer option enabled BAT SP load: Hi-Z to 1 kΩ	-5		+5	mV
V <sub>RLOACCN</sub>	RLO mode accuracy (BAT_SN – VSS)	BAT_SN load: 1 kΩ to 10 kΩ	-5		+5	
Russian	BAT_SP low resistance	200-Ω option, DSG FET = ON	160	200	260	Ω
R <sub>LO_SP</sub>	mode	510-Ω option, DSG FET = ON	459	510	561	
P. a. a	BAT_SN low resistance	200-Ω option, DSG FET = ON	160	200	260	0
R <sub>LO_SN</sub>	mode	510-Ω option, DSG FET = ON	459	510	561	Ω
R <sub>HIZ_SP</sub>	BAT_SP high impedance mode	CHO EET - OEE	0.6	1.0	1.3	ΜΩ
R <sub>HIZ_SN</sub>	BAT_SN high impedance mode	CHG FET = OFF	0.6	1.0	1.3	IVISZ
t <sub>BUF_OFF</sub>	Buffer turn-off timing (1)	Buffer disable timing respect to DSG FET turn-on		500		us
C <sub>BUF_SP</sub>	Max external capacitance for	BAT_SP to SRN (PACK-)			150	pF
C <sub>BUF_SN</sub>	stable operation (1)	BAT_SN to SRN (PACK-)			150	þΓ
B <sub>BUF_BW</sub>	Buffer unity gain bandwidth	Buffer enabled		30		kHz
.,	BAT_SP – BAT +Fault (BCP) Threshold Range <sup>(1)</sup>	Recommended threshold range.	+100		+250	
$V_{BCP}$	Factory default trimmed threshold <sup>(3)</sup>	Factory trimmed in ≈2-mV steps		+200		mV
V <sub>BCP_ACC</sub>	BAT_SP – BAT +Fault Accuracy <sup>(3)</sup>	RLO mode enabled, Step size 10 mV	-10		+10	
V	BAT_SP – BAT –Fault (BDP) Threshold Range <sup>(1)</sup>	Recommended threshold range.	-250		-100	
$V_{BDP}$	Factory default trimmed threshold <sup>(3)</sup>	Factory trimmed in ≈2-mV steps		-200		mV
V <sub>BDP_ACC</sub>	BAT_SP – BAT –Fault Accuracy <sup>(3)</sup>	RLO mode enabled, Step size 10 mV	-10		+10	
Vnev	BAT_SN - VSS +Fault (BCN) Threshold Range <sup>(1)</sup>	Recommended threshold range.	+100		+250	
$V_{BCN}$	Factory default trimmed threshold <sup>(3)</sup>	Factory trimmed in ≈2-mV steps		+200		mV
V <sub>BCN_ACC</sub>	BAT_SN – VSS +Fault Accuracy <sup>(3)</sup>	RLO mode enabled, Step size 10 mV	-10		+10	

## 5.5.4 Cell Sensing Output (BAT\_SP, BAT\_SN) (continued)

Unless otherwise noted, characteristics noted under conditions of  $T_A$  = -40 to 85°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	BAT_SN - VSS -Fault (BDN) Threshold Range <sup>(1)</sup>	Recommended threshold range.	-250		-100	
V <sub>BDN</sub>	Factory default trimmed threshold <sup>(3)</sup>	Factory trimmed in ≈2-mV steps		-200		mV
V <sub>BDN_ACC</sub>	BAT_SN – VSS –Fault Accuracy (3)	RLO mode enabled, Step size 10 mV	-10		+10	
t <sub>LO_FAULT_DLY</sub>	BAT_SP / BAT_SN fault comparator delay <sup>(1)</sup>	8-ms delay		8		ms
		100-ms delay		100		ms
t <sub>LO_FAULT_STRT</sub>	BAT_SP / BAT_SN fault restart time (1) (2)			1000		ms
Transient Resp	onse					
V <sub>LOAD_SP</sub>	BAT_SP load transient (1)	No load ≥ 1 KΩ ≥ No load,	-300		300	mV
V <sub>LOAD_SN</sub>	BAT_SN load transient (1)	Transition time 1 µs	-200		200	mV
V <sub>LINE_SN</sub>	BAT_SN line transient (1)	VBAT = 1.5 V ≥ 2.4 V ≥ 1.5 V, Transition slope 500 mV / 10 us	-30		30	mV
V <sub>TRANS</sub>	(BAT_SP – BAT_SN) transition transient <sup>(1)</sup>	Firmware commanded transition from BUF mode to RLO mode	-700		50	mV

<sup>(1)</sup> Specified by Design. Not production tested.

## 5.5.5 Gauge Measurements (ADC, CC, Temperature)

Unless otherwise noted, characteristics noted under conditions of  $T_A = -40$  to  $85^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Analog Digita	al Converter (ADC)						
V <sub>BAT_RES</sub>	Battery Voltage ADC Resolution (bits)	Signed data format, ±15 bits		16		bits	
V <sub>BAT_FS</sub>	Battery Measurement Full Scale Range		-0.2		5.5	V	
V	Battery Voltage ADC Error	T <sub>A</sub> = +25°C, V <sub>BAT</sub> = 4.0 VDC		±1		mV	
V <sub>BAT_ERR</sub>	Ballery Vollage ADC Ellor	V <sub>BAT</sub> = 2.5 to 5.0 VDC		±2		IIIV	
R <sub>BAT</sub>	Effective input resistance		8			МΩ	
t <sub>BAT</sub>	Battery Voltage Conversion Time			11.7		ms	
V <sub>ADC_RES</sub>	Effective Resolution	V <sub>BAT</sub>	14	15		bits	
Coulomb Co	unter (CC)						
V <sub>CC_CM</sub>	Common mode voltage range	V <sub>SS</sub> = 0V, 2V ≤ V <sub>BAT</sub> ≤ 5V	V <sub>SS</sub>		$V_{BAT}$	V	
V <sub>CC_IN</sub>	Input voltage range		V <sub>CC_CM</sub> -0.1		V <sub>CC_CM</sub> +0.1	V	
		Ideal R <sub>SNS</sub> = 1 m $\Omega$ (16-bit data limited)		+22 760			
I <sub>CC_IN</sub>	Effective input current sense range (1) (2)	Ideal R <sub>SNS</sub> = 2 m $\Omega$ (16-bit data limited)		±32,768		mA	
		Ideal R <sub>SNS</sub> = 5 mΩ		±20,000			
t <sub>CC_CONV</sub>	Conversion time	Single conversion		1000		ms	
CC	Effective Resolution			16		bits	
CC <sub>ADC_RES</sub>	Ellective Resolution	1 LSB = VREF1/10/(±2 <sup>15</sup> )		±3.7		μV	

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

<sup>(2)</sup> Firmware-based parameter. Not production tested.

<sup>(3)</sup> Accuracy assured by factory trim at specified default threshold. A change from the default threshold requires device calibration in the field. Refer to the BQ27Z746 Technical Reference Manual.

## 5.5.5 Gauge Measurements (ADC, CC, Temperature) (continued)

Unless otherwise noted, characteristics noted under conditions of  $T_A$  = -40 to 85°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
1	Effective current	Ideal R <sub>SNS</sub> = 1.0 m $\Omega$ , 10.0 A, T <sub>A</sub> = 25 °C		26		mA
I <sub>CC_ERR</sub>	measurement error	Ideal R <sub>SNS</sub> = 1.0 m $\Omega$ , –10.0 A, T <sub>A</sub> = 25 °C		29		ША
CC <sub>OSE</sub>	Offset error	16- bit Post-Calibration	-2.6	1.3	+2.6	LSB
CC <sub>OSE_DRIFT</sub>	Offset error drift	15-bit + sign, Post Calibration		0.04	0.07	LSB/°C
CC <sub>GE</sub>	Gain Error	15-bit + sign, Over input voltage range	-492	131	+492	LSB
R <sub>CC_IN</sub>	Effective input resistance		7			ΜΩ
NTC Thermist	or Measurement					
R <sub>NTC(PU)</sub>	Internal Pullup Resistance	Factory Trimmed, Firmware compensated	14.4	18	21.6	kΩ
R <sub>NTC(DRIFT)</sub>	Resistance drift over temperature	Firmware compensated	-250	-120	0	PPM/°C
В	External NTC Thermistor Temperature Measurement	Ideal 10KΩ 103AT NTC, TA = –10 to 70°C	-2	±1	+2	°C
R <sub>NTC_ERR</sub>	Error with Linearization	Ideal 10KΩ 103AT NTC, TA = –40 to 85°C	-3	±2	+3	C
Internal Temp	erature Sensor					
V <sub>(TEMP)</sub>	Internal Temperature sensor voltage drift	V <sub>TEMPP</sub>	1.65	1.73	1.8	mV/°C
V <sub>(TEMP)</sub>	Internal Temperature sensor voltage drift	V <sub>TEMPP</sub> – V <sub>TEMPN</sub> (specified by design)	0.17	0.18	0.19	mV/°C

Firmware-based parameter. Not production tested.

### 5.5.6 Flash Memory

Unless otherwise noted, characteristics noted under conditions of  $T_A$  = -40 to 85°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Data retention		10	100		Years
	Flash programming write	Data Flash	20000			Cycles
	cycles	Instruction Flash	1000			Cycles
t <sub>(ROWPROG)</sub>	Row programming time				40	μs
t <sub>(MASSERASE)</sub>	Mass-erase time	TA = -40°C to 85°C			40	ms
t <sub>(PAGEERASE)</sub>	Page-erase time	TA = -40°C to 85°C			40	ms
I <sub>FLASHREAD</sub>	Flash Read Current	TA = -40°C to 85°C			1	mA
I <sub>FLASHWRTIE</sub>	Flash Write Current	TA = -40°C to 85°C			5	mA
I <sub>FLASHERASE</sub>	Flash Erase Current	TA = -40°C to 85°C			15	mA

## 5.6 Digital I/O: DC Characteristics

Unless otherwise noted, characteristics noted under conditions of  $T_A = -40$  to  $85^{\circ}C$ ,  $V_{REG18} = 1.8 \text{ V}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
I <sup>2</sup> C Pins (SCL, SDA/HDQ)								
V <sub>IH</sub>	High-level input voltage	SCL, SDA pins	1.26			V		
V <sub>IL</sub>	Low-level input voltage low	SCL, SDA pins			0.54	V		
V <sub>OL</sub>	Low-level output voltage	SCL, SDA pins, I <sub>OL</sub> = 1 mA			0.36	V		

Limited by 16-bit twos-complement numeric format



# 5.6 Digital I/O: DC Characteristics (continued)

Unless otherwise noted, characteristics noted under conditions of  $T_A = -40$  to 85°C,  $V_{REG18} = 1.8 \text{ V}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Cı	Input capacitance	SCL, SDA pins			10	pF
I <sub>lkg</sub>	Input leakage current	SCL, SDA pins		1		μA
Push-P	ull Pins (GPO)	·				
V <sub>IH</sub>	High-level input voltage	Push-Pull pins	1.15			V
V <sub>IL</sub>	Low-level input voltage low	Push-Pull pins			0.54	V
V <sub>OH</sub>	Output voltage high	Push-Pull pins, I <sub>OH</sub> = -1 mA	1.08			V
V <sub>OL</sub>	Output voltage low	Push-Pull pins, I <sub>OL</sub> = 1 mA			0.36	V
Cı	Input capacitance	Push-Pull pins			10	pF
I <sub>lkg</sub>	Input leakage current	Push-Pull pins		1		μΑ

# 5.7 Digital I/O: Timing Characteristics

	PARAMETER	TEST CONDITIONS	MIN N	NOM MAX	UNIT	
I <sup>2</sup> C Timing -	— 100 kHz		-	<u>'</u>		
f <sub>SCL</sub>	Clock Operating Frequency	SCL duty cycle = 50%		100	kHz	
t <sub>HD:STA</sub>	START Condition Hold Time		4.0		μs	
t <sub>LOW</sub>	Low period of the SCL Clock		4.7		μs	
t <sub>HIGH</sub>	High period of the SCL Clock		4.0		μs	
t <sub>SU:STA</sub>	Setup repeated START		4.7		μs	
t <sub>HD:DAT</sub>	Data hold time (SDA input)		0		ns	
t <sub>SU:DAT</sub>	Data setup time (SDA input)		250		ns	
t <sub>r</sub>	Clock Rise Time	10% to 90%		1000	ns	
t <sub>f</sub>	Clock Fall Time	90% to 10%		300	ns	
t <sub>SU:STO</sub>	Setup time STOP Condition		4.0		μs	
t <sub>BUF</sub>	Bus free time STOP to START		4.7		μs	
I2C Timing -	— 400 kHz			<u>'</u>		
f <sub>SCL</sub>	Clock Operating Frequency	SCL duty cycle = 50%		400	kHz	
t <sub>HD:STA</sub>	START Condition Hold Time		0.6		μs	
t <sub>LOW</sub>	Low period of the SCL Clock		1.3		μs	
t <sub>HIGH</sub>	High period of the SCL Clock		600		ns	
t <sub>SU:STA</sub>	Setup repeated START		600		ns	
t <sub>HD:DAT</sub>	Data hold time (SDA input)		0		ns	
t <sub>SU:DAT</sub>	Data setup time (SDA input)		100		ns	
t <sub>r</sub>	Clock Rise Time	10% to 90%		300	ns	
t <sub>f</sub>	Clock Fall Time	90% to 10%		300	ns	
t <sub>SU:STO</sub>	Setup time STOP Condition		0.6		μs	
t <sub>BUF</sub>	Bus free time STOP to START		1.3		μs	
HDQ Timing	]		•			
t <sub>B</sub>	Break Time		190		μs	
t <sub>BR</sub>	Break Recovery Time		40		μs	
t <sub>HW1</sub>	Host Write 1 Time	Host drives HDQ	0.5	50	μs	
t <sub>HW0</sub>	Host Write 0 Time	Host drives HDQ	86	145	μs	
t <sub>CYCH</sub>	Cycle Time, Host to device	device drives HDQ	190		μs	



## 5.7 Digital I/O: Timing Characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t <sub>CYCD</sub> Cycle Time, device to Host		device drives HDQ	190	205	250	μs
t <sub>DW1</sub>	Device Write 1 Time	device drives HDQ	32		50	μs
t <sub>DW0</sub>	Device Write 0 Time	device drives HDQ	80		145	μs
t <sub>RSPS</sub>	Device Response Time	device drives HDQ	190		950	μs
t <sub>TRND</sub>	Host Turn Around Time	Host drives HDQ after device drives HDQ	250			μs
t <sub>RISE</sub>	HDQ Line Rising Time to Logic 1				1.8	μs
t <sub>RST</sub>	HDQ Reset	Host drives HDQ low before device reset	2.2			s





Figure 5-1. I<sup>2</sup>C Timing



- a. HDQ Breaking
- b. Rise time of HDQ line
- c. HDQ Host to fuel gauge communication
- d. Fuel gauge to Host communication
- e. Fuel gauge to Host response format
- f. HDQ Host to fuel gauge

Figure 5-2. HDQ Timing



## 5.8 Typical Characteristics





Figure 5-3. Charge Current Error vs Temperature and Charger Current with  $1m\Omega$  sense, No Calibration



1.2

Figure 5-4. Discharge Current Error vs Temperature and Load Current with  $1m\Omega$  Sense, No Calibration




Figure 5-5. 2.2A Current Error vs CC ADC Input Common Mode Voltage and Temperature, No Calibration




Figure 5-6. Cell Voltage Error vs Battery Voltage and Temperature




## **6 Detailed Description**

### **6.1 Overview**

The BQ27Z746 gas gauge is a fully integrated battery manager that employs flash-based firmware to provide a complete solution for battery-stack architectures composed of 1-series cells. The BQ27Z746 device interfaces with a host system through an I<sup>2</sup>C or HDQ protocol. High-performance, integrated analog peripherals enable support for a sense resistor down to 1 m $\Omega$ , and simultaneous current/voltage data conversion for instant power calculations. The following sections detail all of the major component blocks included as part of the BQ27Z746 device.

## 6.2 Functional Block Diagram



Submit Document Feedback

## **6.3 Feature Description**

#### 6.3.1 BQ27Z746 Processor

The BQ27Z746 device uses a custom TI-proprietary processor design that features a Harvard architecture and operates at frequencies up to 4.2 MHz. Using an adaptive, three-stage instruction pipeline, the BQ27Z746 processor supports variable instruction lengths of 8, 16, or 24 bits.

#### 6.3.2 Battery Parameter Measurements

The BQ27Z746 device measures cell voltage and current simultaneously, and also measures temperature to calculate the information related to remaining capacity, full charge capacity, state-of-health, and other gauging parameters.

#### 6.3.2.1 Coulomb Counter (CC) and Digital Filter

The first ADC is an integrating analog-to-digital converter designed specifically for tracking charge and discharge activity, or coulomb counting, of a rechargeable battery. It features a single-channel differential input that converts the voltage difference across a sense resistor between the SRP and SRN terminals with a resolution of 3.74  $\mu$ V. The differential input common mode voltage range is from V<sub>SS</sub> to V<sub>BAT</sub> and supports a 1-series cell high-side or low-side sensing option with ±0.1-V input range. The CC digital filter generates a 16-bit conversion value from the delta-sigma CC front-end. New conversions are available every 1 s.

#### 6.3.2.2 ADC Multiplexer

The ADC multiplexer provides selectable connections to the external pins, BAT and TS, as well as the internal temperature sensor. In addition, the multiplexer can independently enable the TS input connection to the internal thermistor biasing circuitry, and enables the user to short the multiplexer inputs for test and calibration purposes.

#### 6.3.2.3 Analog-to-Digital Converter (ADC)

The second ADC is a 16-bit delta-sigma converter designed for general-purpose measurements. The ADC automatically scales the input voltage range during sampling based on channel selection. The converter resolution is a function of its full-scale range and number of bits, yielding a 38-µV resolution.

## 6.3.2.4 Internal Temperature Sensor

An internal temperature sensor is available on the BQ27Z746 device to reduce the cost, power, and size of the external components necessary to measure temperature. It is available for connection to the ADC using the multiplexer, and is ideal for quickly determining pack temperature under a variety of operating conditions.

#### 6.3.2.5 External Temperature Sensor Support

The TS input is enabled with an internal  $18-k\Omega$  (Typ.) linearization pull-up resistor to support the use of a  $10-k\Omega$  (25°C) NTC external thermistor, such as the Semitec 103AT-2. The NTC thermistor should be connected between VSS and the individual TS pin. The analog measurement is then taken by the ADC through its input multiplexer. If a different thermistor type is required, then changes to configurations may be required.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback






Figure 6-1. External Thermistor Biasing

### 6.3.3 Power Supply Control

The BQ27Z746 device uses the VDD pin as its power source. VDD powers the internal voltage sources that supply references for the device. The BAT pin is a non-current carrying path and used as a Kelvin sense connection to the battery cell.

#### 6.3.4 ENAB Pin

The BQ27Z746 device can use the active low digital input  $\overline{\text{ENAB}}$  pin to exit the device's SHELF and SHUTDOWN power modes. The digital input is connected to a weak internal pullup to VDD. A push-button can be connected to the  $\overline{\text{ENAB}}$  pin to drive the pin to a low state for the device to exit SHELF or SHUTDOWN mode.

If the  $\overline{\text{ENAB}}$  pin is connected directly to the device's GND reference (VSS), the BQ27Z746 device will not be able to enter SHELF or SHUTDOWN mode.

The ENAB pin can be left floating if using a push-button to exit SHELF or SHUTDOWN mode is not needed. The ENAB pin can also be left floating if the device needs the capability to enter SHELF or SHUTDOWN mode.

#### 6.3.5 Bus Communication Interface

The BQ27Z746 device has an I<sup>2</sup>C bus communication interface. Alternatively, the device can be configured to communicate through the HDQ pin (shared with SDA). When performing operations while the device firmware is not actively executing (such as programming authentication keys or firmware onto the device), communicate to the device with 100KHz I2C clock frequency.

#### **Note**

Once the device is switched to the HDQ protocol, it is not reversible.

#### 6.3.6 Low Frequency Oscillator

The BQ27Z746 device includes a low frequency oscillator (LFO) running at 65.536 kHz.

## 6.3.7 High Frequency Oscillator

The BQ27Z746 includes a high frequency oscillator (HFO) running at 16.78 MHz. It is frequency locked to the LFO output and scaled down to 8.388 MHz with a 50% duty cycle.

#### 6.3.8 1.8-V Low Dropout Regulator

The BQ27Z746 device contains an integrated capacitor-less 1.8-V LDO (REG18) that provides regulated supply voltage for the device CPU and internal digital logic.

### 6.3.9 Internal Voltage References

The BQ27Z746 device provides two internal voltage references. REF1 is used by REG18, oscillators, and CC. REF2 is used by the ADC.

#### 6.3.10 Overcurrent in Discharge Protection

The overcurrent in discharge (OCD) function detects abnormally high current in the discharge direction. The overload in discharge threshold and delay time are configurable through the firmware register. The thresholds and timing can be fine-tuned even further based on a sense resistor with lower resistance or wider tolerance through calibration. When an OCD event occurs, the **Safety Status** flag is set to 1 and is latched until it is cleared and the fault condition his removed.

### 6.3.11 Overcurrent in Charge Protection

The short-circuit current in charge (OCC) function detects catastrophic current conditions in the charge direction. The short-circuit in charge threshold and delay time are configurable through the firmware register. The thresholds and timing can be fine-tuned even further based on a sense resistor with lower resistance or wider tolerance through calibration. The detection circuit also incorporates a blanking delay before disabling the CHG and DSG FETs. When an OCC event occurs, the **Safety Status** flag bit is set to 1 and is latched until it is cleared and the fault condition is removed.

## 6.3.12 Short-Circuit Current in Discharge Protection

The short-circuit current in discharge (SCD) function detects catastrophic current conditions in the discharge direction. The short-circuit in discharge thresholds and delay times are configurable through the firmware register. The thresholds and timing can be fine-tuned even further based on a sense resistor with lower resistance or wider tolerance with calibration. The detection circuit also incorporates a delay before disabling the CHG and DSG FETs. When an SCD event occurs, the **Safety Status** flag bit is set to 1 and is latched until it is cleared and the fault condition is removed.

#### 6.3.13 Primary Protection Features

The BQ27Z746 gas gauge supports the following battery and system level protection features, which can be configured using firmware:

- Cell Undervoltage Protection
- Cell Overvoltage Protection
- Overcurrent in CHARGE Mode
- Overcurrent in DISCHARGE Mode
- Overload in DISCHARGE Mode
- Short Circuit in DISCHARGE Mode
- Overtemperature in CHARGE Mode
- Overtemperature in DISCHARGE Mode
- Precharge Timeout
- Fast Charge Timeout

#### 6.3.14 Battery Sensing

The BQ27Z746 offers direct battery sensing through differential battery sensing pins BAT\_SP and BAT\_SN for accurate battery voltage measurement and detection. BQ27Z746 battery sensing path includes protection and isolation to minimize any leakage and coupling issue. The cell isolation includes a combination of buffered and resistive options. Firmware configuration allows seamless auto-transition between the two sensing schemes. The battery sensing buffer is powered from the PACK pin.

For accurate battery voltage sensing when using the sensing buffer, the PACK pin must be powered and VPACK > VBAT + 0.7 V. The sensing protection thresholds (BCP, BCN, BDP, and BDN) provide short detection for the battery sensing output pins, and places the battery sensing output pins in a high impedance state when triggered. The BQ27Z746 battery sensing has firmware programmable offset options for applications where differential output voltage needs to be shifted to overcome an input range limitation. The offset voltage selected should never exceed the sensing protection thresholds, because this causes false battery sensing faults.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



### 6.3.15 Gas Gauging

This device uses the Impedance Track™ technology to measure and determine the available charge in battery cells. See the Theory and Implementation of Impedance Track Battery Fuel-Gauging Algorithm Application Report for further details.

### 6.3.16 Zero Volt Charging (ZVCHG)

ZVCHG (0-V charging) is a special function that allows charging a severely depleted battery that is below the FET driver charge pump shutdown voltage ( $V_{FET\ SHUT}$ ). The BQ27Z746 has ZVCHG enabled. If  $V_{BAT} > V_{0INH}$ and  $V_{BAT} < V_{FET\ SHUT}$  and the charger voltage at PACK+ is  $> V_{0CHGR}$ , then the CHG output will be driven to the voltage of the PACK pin, allowing charging. ZVCHG mode in the BQ27Z746 is exited when V<sub>BAT</sub> > V<sub>FET\_SHUT\_REL</sub>, at which point the charge pump is enabled, and CHG transitions to being driven by the charge pump. For BQ27Z746, when the voltage on VDD is below  $V_{0INH}$ , the CHG output becomes high impedance, and any leakage current flowing through the CHG FET may cause this voltage to rise and reenable charging. If this is undesired, a high impedance resistor can be included between the CHG FET gate and source to overcome any leakage and maintain that the FET remains disabled in this case. This resistance should be as high as possible while still ensuring the FET is disabled, since it will increase the device operating current when the CHG driver is enabled. Because gate leakage is typically extremely low, a gate-source resistance of 50 M $\Omega$  to 100 M $\Omega$  may be sufficient to overcome the leakage.

## 6.3.17 Charge Control Features

This device supports charge control features, such as:

- Reports charging voltage and charging current based on the active temperature range—JEITA temperature ranges T1, T2, T3, T4, T5, and T6
- Provides more complex charging profiles, including sub-ranges within a standard temperature range
- Reports the appropriate charging current required for constant current charging, and the appropriate charging voltage needed for constant voltage charging to a smart charger, using the bus communication interface
- Selects the chemical state-of-charge of each battery cell using the Impedance Track method
- Provides pre-charging/zero-volt charging
- Employs charge inhibit and charge suspend if battery pack temperature is out of programmed range
- · Activates charge and discharge alarms to report charging faults and to indicate charge status

#### 6.3.18 Authentication

This device supports security with the following features, which can be enabled if desired:

- Authentication by the host using the SHA-256 method
- The gas gauge requires SHA-256 authentication before the device can be unsealed or allow full access.

#### **6.4 Device Functional Modes**

This device supports five modes, but the current consumption varies, based on firmware control of certain functions and modes of operation:

- NORMAL mode: In this mode, the device performs measurements, calculations, protections, and data updates every 250-ms intervals. Between these intervals, the device operates in a reduced power state to minimize total average current consumption. Battery protections are continuously monitored and both protection NFETs are typically on.
- SLEEP mode: In this mode, the device performs measurements, calculations, and data updates in adjustable time intervals. Between these intervals, the device operates in a reduced power stage to minimize total average current consumption. Battery protections are continuously monitored and both protection NFETs are typically on.
- SHIP mode: In this mode, the device measures voltage and temperature very infrequently and at shorter ADC conversion times, and current is not measured or coulomb counted. Current is assumed to be, and reported as, 0 mA. Therefore, the device tracks the battery's state-of-charge from OCVs. The measurements performed each interval are cell voltage, temperature, and PACK voltage (every fourth interval). Processing is minimized by reducing the number of calculations. Some calculations are performed less frequently: only after voltage and temperature are measured. These less frequent calculations include updating firmware-

based protections, lifetime data, and the voltage and temperature ranges of the advanced charge algorithm. Other calculations, such as updating *RemainingCapacity()* and *FullChargeCapacity()*, are not performed at all with the assumption the system is off and will not communicate with the gauge. Battery protections are continuously monitored and both protection NFETs remain on, typically.

- SHELF mode: In this mode, power consumption is reduced even further from SHIP mode by turning off the CHG and DSG NFETs and all hardware-based protections. Due to this, no external power is available to the system in SHELF mode. The device measures voltage and temperature very infrequently and at shorter ADC conversion times, and current is not measured or coulomb counted. Current is assumed to be, and reported as, 0 mA. Therefore, the device tracks the battery's state-of-charge from voltage measurements. The measurements performed each interval are cell voltage, temperature and PACK voltage (every fourth interval). Processing is minimized by reducing the number of calculations. Some calculations are performed less frequently: only after voltage and temperature are measured. These less frequent calculations include updating firmware-based protections, lifetime data, and the voltage and temperature ranges of the advanced charge algorithm. Other calculations, such as updating *RemainingCapacity()* and *FullChargeCapacity()*, are not performed at all with the assumption the system is off and will not communicate with the gauge.
- SHUTDOWN mode: In this mode, the device is completely disabled to minimize power consumption and to avoid depleting the battery.

### 6.4.1 Lifetime Logging Features

The device supports data logging of several key parameters for warranty and analysis:

- · Maximum and minimum cell temperature
- · Maximum current in CHARGE or DISCHARGE mode
- · Maximum and minimum cell voltages
- · Safety events and number of occurrences

#### 6.4.2 Configuration

The device supports accurate data measurements and data logging of several key parameters.

#### 6.4.2.1 Coulomb Counting

The device uses an integrating delta-sigma analog-to-digital converter (ADC) for current measurement. The ADC measures charge/discharge flow of the battery by measuring the voltage across a very small external sense resistor. The integrating ADC measures a bipolar signal from a range of -100 mV to 100 mV, with a positive value when  $V_{(SRP)} - V_{(SRN)}$ , indicating charge current and a negative value indicating discharge current.

The current measurement is performed by measuring the voltage drop across the external sense resistor, which can be as low as 1 m $\Omega$ , and the polarity of the differential voltage determines if the cell is in the CHARGE or DISCHARGE mode.

#### 6.4.2.2 Cell Voltage Measurements

The BQ27Z746 gas gauge measures the cell voltage at 1-s intervals using the ADC. This measured value is internally scaled for the ADC and is calibrated to reduce any errors due to offsets. This data is also used for calculating the impedance of the cell for Impedance Track gas gauging.

#### 6.4.2.3 Auto Calibration

The auto-calibration feature helps to cancel any voltage offset across the SRP and SRN pins for accurate measurement of the cell voltage, charge/discharge current, and thermistor temperature. The auto-calibration is performed when there is no communication activity for a minimum of 5 s on the bus lines.

#### 6.4.2.4 Temperature Measurements

This device has an internal sensor for on-die temperature measurements, and the ability to support an external temperature measurement through the external NTC on the TS pin. These two measurements are individually enabled and configured.



## 7 Applications and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 7.1 Application Information

The BQ27Z476 can be used with a 1-series Li-ion/Li polymer battery pack. To implement and design a comprehensive set of parameters for a specific battery pack, the user needs Battery Management Studio (BQStudio), which is a graphical user-interface tool installed on a PC during development. The firmware installed in the product has default values, which are summarized in the associated BQ27Z476 Technical Reference Manual. Using the BQStudio tool, these default values can be changed to cater to specific application requirements during development once the system parameters, such as enable or disable certain features for operation, cell configuration, chemistry that best matches the cell used, and more. The final flash image, which is extracted once configuration and testing are complete, is used for mass production and is referred to as the "golden image."

### 7.2 Typical Applications

The following is an example BQ27Z476 application schematic for a single-cell battery pack.






Figure 7-1. BQ27Z746 1-Series Cell Low Side Current Sensing Typical Implementation






Figure 7-2. BQ27Z746 1-Series Cell High Side Current Sensing Typical Implementation

#### 7.2.1 Design Requirements (Default)

Design Parameter	Example			
Cell Configuration	1s1p (1 series with 1 parallel)			
Design Capacity	5300 mAh			
Device Chemistry	Li-lon			
Design Voltage	4000 mV			
Cell Low Voltage	2500 mV			

## 7.2.2 Detailed Design Procedure

#### 7.2.2.1 Changing Design Parameters

For the firmware settings needed for the design requirements, refer to the BQ27Z746 Technical Reference Manual (SLUUCA6).

- To change design capacity, set the data flash value (in mAh) in the Gas Gauging: Design: Design Capacity register.
- To set device chemistry, go to the data flash  $I^2C$  Configuration: Data: Device Chemistry. The BQStudio software automatically populates the correct chemistry identification. This selection is derived from using the BQCHEM feature in the tools and choosing the option that matches the device chemistry from the list.
- To set the design voltage, go to Gas Gauging: Design: Design Voltage register.

#### www.ti.com

- To set the cell Low Voltage or clear the cell Low Voltage, use Settings: Configuration: Init Voltage Low Set or Clear. This is used to set the cell voltage level that will set (clear) the [VOLT LO] bit in the Interrupt Status register.
- To enable the internal temperature and the external temperature sensors: Set **Settings:Configuration**: Temperature Enable: Bit 0 (TSInt) = 1 for the internal sensor; set Bit 1 (TS1) = 1 for the external sensor.

#### 7.2.3 Calibration Process

The calibration of current, voltage, and temperature readings is accessible by writing 0xF081 or 0xF082 to ManufacturerAccess(). A detailed procedure is included in the BQ27Z746 Technical Reference Manual in the Calibration section. The description allows for calibration of cell voltage measurement offset, battery voltage, current calibration, coulomb counter offset, PCB offset, CC gain/capacity gain, and temperature measurement for both internal and external sensors.

#### 7.2.4 Gauging Data Updates

When a battery pack enabled with the BQ27Z746 gas gauge is cycled, the value of FullChargeCapacity() updates several times, including the onset of charge or discharge, charge termination, temperature delta, resistance updates during discharge, and relaxation. Figure 7-3 shows actual battery voltage, load current, and FullChargeCapacity() when some of those updates occur during a single application cycle.

Update points from the plot include:

- Charge termination at 7900 s
- Relaxation at 9900 s
- Resistance update at 11500 s

#### 7.2.4.1 Application Curve




Figure 7-3. Full Charge Capacity Tracking (X-Axis Is Seconds)



## 8 Power Supply Requirements

The BQ27Z746 device uses the VDD pin as its power source. VDD pin powers the internal voltage sources that supply references for the device. The VDD pin connects to 1-series battery cells' positive terminal and supports a minimum of 2 V to a maximum of 5 V. The BAT pin is a noncurrent carrying path and is used as a battery voltage Kelvin sense connection to the 1-series battery cells' positive terminal.

### 9 Layout

## 9.1 Layout Guidelines

- The quality of the Kelvin connections at the sense resistor is critical. The sense resistor must have a temperature coefficient no greater than 50 ppm to minimize current measurement drift with temperature. Choose the value of the sense resistor to correspond to the available overcurrent and short-circuit ranges of the BQ27Z746 gas gauge. Select the smallest value possible to minimize thermal dissipation and still maintain required measurement accuracy. The value of the sense resistor impacts the differential voltage generated across the BQ27Z746 SRP and SRN nodes during a short circuit. These pins have a differential voltage should not exceed V<sub>CC\_IN</sub> of ± 0.1 V for normal operation. Parallel sense resistors can be used as long as good Kelvin sensing is maintained. The device is designed to support a 1-mΩ to 20-mΩ sense resistor.
- BAT should be tied directly to the positive connection of the battery with a series 1-k $\Omega$  resistor. It should not share a path with the VDD pin and its 10- $\Omega$  series resistor.
- In reference to the gas gauge circuit, the following features require attention for component placement and layout: VDD bypass capacitor, SRN and SRP differential low-pass filter, and I<sup>2</sup>C communication ESD external protection.
- The BQ27Z746 gas gauge uses an integrating delta-sigma ADC for current measurements. Add a 100-Ω resistor from the sense resistor to the SRP and SRN inputs of the device. Place a 0.1-μF filter capacitor across the SRP and SRN inputs. Place all filter components as close as possible to the device. Route the traces from the sense resistor as differential pairs to the filter circuit. Adding a ground plane around the filter network can provide additional noise immunity.
- The BQ27Z746 has an internal LDO that is internally compensated and does not require an external decoupling capacitor.
- The I<sup>2</sup>C clock and data pins have integrated high-voltage ESD protection circuits; however, adding a Zener diode and series resistor provides more robust ESD performance. The I<sup>2</sup>C clock and data lines have an internal pulldown. When the gas gauge senses that both lines are low (such as during removal of the pack), the device performs auto-offset calibration and then goes into SLEEP mode to conserve power.



# 9.2 Layout Example




Figure 9-1. BQ27Z746 Key Trace Board Layout



## 10 Device and Documentation Support

## 10.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### **10.2 Documentation Support**

#### 10.2.1 Related Documentation

- BQ27Z746 Technical Reference Manual
- Theory and Implementation of Impedance Track Battery Fuel-Gauging Algorithm Application Report

## 10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 10.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.5 Trademarks

Impedance Track<sup>™</sup>, NanoFree<sup>™</sup>, and TI E2E<sup>™</sup> are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

### 10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



# 11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision B (May 2025) to Revision C (May 2025)	Page
•	Added "100KHz I2C clock frequency" sentence	18



CI	hanges from Revision A (February 2022) to Revision B (May 2025)	Page
•	Updated body size in the Package Information table from 1.7mm x 2.6mm to 1.69mm x 2	2.57mm 1
•	Updated I <sub>NORMAL</sub>	5
•	Updated minimum V <sub>OCC</sub> threshold from 1mv to 4mv	7
•	Corrected typo in t <sub>OCC</sub> and t <sub>OCD</sub> rows	7
	Added description of ENAB pin	
_	hanges from Revision * (November 2021) to Revision A (February 2022)	Page
_	hanges from Revision * (November 2021) to Revision A (February 2022)  Updated Section 1	
•	Updated Section 1	1 3
•	Updated Section 1	3 6
•	Updated Section 1	

## 12 Mechanical, Orderable, and Packaging Information

The following pages include mechanical, orderable, and packaging information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
BQ27Z746YAHR	Active	Production	DSBGA (YAH)   15	3000   LARGE T&R	Yes	SAC396	Level-1-260C-UNLIM	-40 to 85	BQ27Z746
BQ27Z746YAHR.A	Active	Production	DSBGA (YAH)   15	3000   LARGE T&R	Yes	SAC396	Level-1-260C-UNLIM	-40 to 85	BQ27Z746
BQ27Z746YAHR.B	Active	Production	DSBGA (YAH)   15	3000   LARGE T&R	Yes	SAC396	Level-1-260C-UNLIM	-40 to 85	BQ27Z746

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 13-May-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width					
B0 Dimension designed to accommodate the component lengt						
K0	Dimension designed to accommodate the component thickness					
W	Overall width of the carrier tape					
P1	Pitch between successive cavity centers					

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ27Z746YAHR	DSBGA	YAH	15	3000	180.0	12.4	1.88	2.76	0.55	4.0	12.0	Q1


**PACKAGE MATERIALS INFORMATION** 

www.ti.com 13-May-2025




### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	BQ27Z746YAHR	DSBGA	YAH	15	3000	182.0	182.0	20.0	



DIE SIZE BALL GRID ARRAY




## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated