

## 600-kHz Synchronous Switch-Mode Host-Controlled Battery/Supercapacitor Charger With 4-A Integrated MOSFETs

Check for Samples: bq24130

### FEATURES

- 600kHz Synchronous Switch-mode Charger with 4 A Integrated N-MOSFETs
- Up to 96% Efficiency
- 30 V Input Rating with 18V Overvoltage
  Protection
  - 4.5 V to 17 V Input Operating Range
- Battery Charge Voltage
  - 1, 2, or 3-Cell With 4.2V/Cell
- Constant Current Super Capacitor Charging
- High Integration
  - Integrated 20-V Switching MOSFETs
  - Integrated Bootstrap Diode
  - Internal Loop Compensation
  - Internal Digital Soft Start
- Safety
  - Thermal Regulation Loop Throttles Back Current to Limit T<sub>J</sub> = 120°C
  - Thermal Shutdown
  - Battery Thermistor Sense Hot/Cold Charge Suspend
  - Input Overvoltage Protection
  - Cycle by Cycle Current Limit
- Accuracy
  - ±0.5% Charge Voltage Regulation
  - ±4% Charge Current Regulation
- Less than 15 µA Battery Current with Adapter Removed

## DESCRIPTION

The bq24130 is an integrated host-controlled Li-ion and Li-polymer switch-mode battery charge controllers with two integrated N-channel power MOSFETs. It offers a constant-frequency synchronous PWM controller with high accuracy regulation of charge current and voltage. The fast charge and precharge current can be either hardwired with resistors or programmed by system power management microcontroller using a DAC or GPIOs. Battery remote sensing provides accurate charge voltage regulation.

The bq24130 monitors the battery pack temperature to allow charger only in a preset temperature window. The thermal regulation loop reduces the charge current to maintain the junction temperature of 120°C during operation.


The bq24130 automatically enters a low-quiescent current sleep mode when the input voltage falls below the battery voltage. The bq24130 charges one, two or three cell (selected by CELL pin), supporting up to 4 A charge current. The bq24130 is available in a 20-pin, 3.5 x 4.5 mm<sup>2</sup> thin QFN package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

- Small QFN Package
  - 3.5 mm x 4.5 mm QFN-20 pin

## **APPLICATIONS**

- Tablet PC
- Netbook and Ultra-Mobile Computers
- Portable Data Capture Terminals
- Portable Printers
- Medical Diagnostics Equipment
- Battery Bay Chargers
- Back-Up Systems
- Li-Ion/Li-Polymer Battery and Super Capacitor Applications





#### SLUSAN2C – JULY 2011 – REVISED JUNE 2012



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **PIN FUNCTIONS**

PIN	NAME	TYPE	FUNCTION DESCRIPTION
1, 20	SW	Р	Switching node, charge current output inductor connection. Connect the 0.47- $\mu F$ bootstrap capacitor from SW to BTST.
2, 3	PVCC	Р	Charger input voltage. Connect at least 10- $\mu F$ ceramic capacitor from PVCC to PGND and place it as close as possible to IC.
4	AVCC	Р	IC power positive supply. Place a 1- $\mu$ F ceramic capacitor from AVCC to AGND and place it as close as possible to IC. Place a 10 ohm resistor from input side to AVCC pin to filter the noise. For 5 V input, a 5- $\Omega$ resistor is recommended.
5	STAT	о	Open-drain charge status pin with 10-k $\Omega$ pull up to power rail. The STAT pin can be used to drive LED or communicate with the host processor. It indicates various charger operations: LOW when charge in process, HIGH when charge complete or SLEEP mode. Blinking when fault occurs, such as charge suspend, and input overvoltage.
6	TS	I	Temperature qualification voltage input. Connect a negative temperature coefficient thermistor. Program the hot and cold temperature window with a resistor divider from VREF to TS to AGND. The temperature qualification window can be set to 5-40°C or wider. The 103AT thermister is recommended.
7	CMOD	I	Charge mode selection: low (pull down to AGND) for pre-charge current as set by ISET2 pin and high (pull up to VREF) for fast charge current as set by ISET1 pin. If the battery voltage reaches the voltage regulation set point, IC changes to voltage regulation mode regardless of CMOD pin input.
8	VREF	Р	3.3 V reference voltage output. Place a 1-µF ceramic capacitor from VREF to AGND pin close to the IC. This voltage could be used for programming charge current regulation on ISET1 and ISET2 pins, programming the threshold of TS pin, and the pull-up rail of STAT pin and CELL pin.
9	AGND	Р	Analog ground. Ground connection for low-current sensitive analog and digital signals. On PCB layout, connect to the analog ground plane, and only connect to PGND through the PowerPad underneath the IC.
10	ISET1	1	Fast charge current set point. Use a voltage divider from VREF to AGND to set this value. $I_{(CHG)} = \frac{V_{(ISET1)}}{20 \times R_{(SR)}}$ The charger is disabled when ISET1 pin voltage is below 50mV and is enabled when ISET1 pin voltage is
			above 100mV.
11	CELL	I	Cell selection pin. Set CELL pin LO for 1-cell, Float for 2-cell, and HI for 3-cell with a fixed 4.2 V per cell.
12	BAT	I	Battery voltage remote sense. Directly connect a kelvin sense trace from the battery pack positive terminal to the BAT pin to accurately sense the battery pack voltage. Place a 0.1-µF capacitor from BAT to AGND close to the IC to filter high frequency noise.
13	SRN	I	Charge current sense resistor, negative input. A 0.1-µF ceramic capacitor is placed from SRN to SRP to provide differential-mode filtering. A 0.1-µF ceramic capacitor is placed from SRN pin to AGND for common-mode filtering.
14	SRP	P/I	Charge current sense resistor, positive input. A 0.1-µF ceramic capacitor is placed from SRN to SRP to provide differential-mode filtering. A 0.1-µF ceramic capacitor is placed from SRP pin to AGND for common-mode filtering.
15	ISET2	I	Pre-charge current set point. Use a voltage divider from VREF to AGND to set this value. $I_{(PRECHG)} = \frac{V_{(ISET2)}}{100 \times R_{(SR)}}$
16	REGN	Р	PWM low side driver positive 6V supply output. Connect a 1- $\mu$ F ceramic capacitor from REGN to PGND pin, close to the IC. Use for low side driver and high-side driver bootstrap voltage by integrated diode from REGN to BTST.
17	BTST	Р	PWM high side driver positive supply. Connect the 47 nF bootstrap capacitor from SW to BTST.
18, 19	PGND		Power ground. Ground connection for high-current power converter node. On PCB layout, connect directly to source of low-side power MOSFET, to ground connection of in put and output capacitors of the charger. Only connect to AGND through the PowerPAD underneath the IC.
PowerPAD™	Pad	Pad	Exposed pad beneath the IC. Always solder PowerPAD to the board, and have vias on the PowerPAD plane star-connecting to AGND and ground plane for high-current power converter. It also serves as a thermal pad to dissipate the heat.

## **ORDERING INFORMATION**<sup>(1)</sup>

PART NUMBER	MARKING	PACKAGE	ORDERING NUMBER	QUANTITY
bq24130	ha24120	$20 \text{ pin } 2 \text{ F } \times 4 \text{ Fmm}^2 \text{ OFN}$	bq24130RHLR	3000
	bq24130	20-pin 3.5 x 4.5mm <sup>2</sup> QFN	bq24130RHLT	250

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup> <sup>(2)</sup>

over operating free-air temperature range (unless otherwise noted)

		VAL	UE	UNIT
		MIN	MAX	
	PVCC	-0.3	20	V
	AVCC, STAT	-0.3	30	V
Voltage	SRP, SRN, BAT	-0.3	20	V
(with respect to AGND and	SW	-2	20	V
PGND)	REGN, TS, CELL, CMOD	-0.3	7	V
	BTST	-0.3	26	V
	VREF, ISET1, ISET2	-0.3	3.6	V
Maximum difference voltage	SRP-SRN	-0.5	0.5	V
Junction temperature, $T_J$		-40	155	°C
Storage temperature, T <sub>stg</sub>		55	155	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.

(2) All voltages are with respect to GND if not specified. Currents are positive into, negative out of the specified terminal, if not specified. Consult Packaging Section of the data sheet for thermal limitations and considerations of packages.

#### THERMAL INFORMATION

	THERMAL METRIC <sup>(1)(2)</sup>	bq24130	UNITS
		RHL (20 PIN)	UNITS
$\theta_{JA}$	Junction-to-ambient thermal resistance	35	
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance	N/A	
$\theta_{JB}$	Junction-to-board thermal resistance	N/A	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.4	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	9.1	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	2.1	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

(2) For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.

#### **RECOMMENDED OPERATING CONDITIONS**

		MIN	MAX	UNIT
Input voltage	VIN	4.5	17	V
Output voltage	BAT		13.5	V
Output current	I <sub>OUT</sub>	0.6	4	А
Maximum difference voltage	SRP-SRN	-200	200	mV
Operating junction temperature range	TJ	-40	125	°C

STRUMENTS

Texas

#### **ELECTRICAL CHARACTERISTICS**

4.5 V  $\leq$  V\_{(PVCC, AVCC)}  $\leq$  17 V, -40°C < T\_J < 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERATING (	CONDITIONS					
V <sub>(AVCC)</sub> QUIESCENT C	AVCC Input Voltage Operating Range		4.5		17	V
		$V_{(AVCC)} < V_{(UVLO)}, 0^{\circ}C - 85^{\circ}C$			15	
	Battery Discharge Current	$V_{(AVCC)} > V_{(UVLO)}$ $V_{(SRN)} > V_{(AVCC)}$ (SLEEP)			15	
I <sub>(BAT)</sub>	(sum of currents into AVCC, BTST, SW, SRP, SRN, BAT)	V <sub>(AVCC)</sub> > V <sub>(UVLO)</sub> , V <sub>(AVCC)</sub> > V <sub>(SRN)</sub> ISET1 < 40 mV (Charge disabled)			25	μA
		$V_{(AVCC)} > V_{(UVLO)}, V_{(AVCC)} > V_{(SRN)}$ ISET1 > 120 mV (Charge enabled), Charge done			25	
		$V_{(AVCC)} > V_{(UVLO)}, V_{(AVCC)} > V_{(BAT)}$ ISET1 < 40 mV (Charge disabled)		1	1.5	
I <sub>(AC)</sub>	Adapter Supply Current (sum of currents into AVCC)	V <sub>(AVCC)</sub> > V <sub>(UVLO)</sub> , V <sub>(AVCC)</sub> > V <sub>(BAT)</sub> ISET1 > 120 mV (Charge enabled), no switching		2	5	mA
		$\label{eq:V_AVCC} $V_{(UVLO)}, V_{(AVCC)} > V_{(BAT)}$ ISET1 > 120 mV (Charge enabled), switching $V_{(BAT)}$ ISET1 > 120 mV (Charge enabled), switching $V_{(DAT)}$ ISET1 > 1$		15		
CHARGE VOL	TAGE REGULATION					
		bg24130, CELL to AGND		4.2		
V <sub>(BAT_REG)</sub>	BAT Regulation Voltage	bg24130, CELL floating		8.4		V
(DAI_NEO)		bq24130, CELL to VREF		12.6		
	1	T <sub>1</sub> = 0 to 85°C	-0.5%		0.5%	
	Charge Voltage Regulation Accuracy	$T_{1} = -40 \text{ to } 125^{\circ}\text{C}$	-0.7%		0.7%	
R <sub>(BAT)</sub>	BAT pin resistance <sup>(1)</sup>		614	717	820	kΩ
	GULATION (FAST CHARGE)		011		020	1132
V <sub>(ISET1)</sub>	ISET1 Voltage Range		0.12		0.8	V
K <sub>(ISET1)</sub>	Charge Current Set Factor (Amps of Charge Current per Volt on ISET1 pin)	R <sub>SENSE</sub> = 10 mΩ		5		A/V
		$V_{(IREG_CHG)} = 40 \text{ mV}$	-4%		4%	
	Charge Current Regulation Accuracy (With Schottky Diode on SW)	$V_{(IREG_{CHG})} = 20 \text{ mV}$	-7%		7%	
	Schouky Diode on Sw)	$V_{(IREG)} = 5 \text{ mV}$	-25%		25%	
	ISET1 Rising Threshold to Enable Charge	ISET1 rising		100	120	mV
V <sub>(ISET1_CE)</sub>	ISET1 Falling to Disable Charge	ISET1 falling	40	50		mV
l <sub>Lkg</sub>	Leakage Current into ISET1 pin	V <sub>(ISET1)</sub> = 2 V			100	nA
	GULATION – PRECHARGE					
V <sub>(ISET2)</sub>	ISET2 Voltage Range		0		2	V
I(IREG_PRECHG)	Precharge current range	R <sub>SENSE</sub> = 10 mΩ	0.125		2	А
K <sub>(ISET2)</sub>	Precharge Current Set Factor (Amps of precharge Current per Volt on ISET2 pin)	$R_{SENSE} = 10 \text{ m}\Omega$		1		A/V
		V <sub>(IREG CHG)</sub> = 10 mV, V <sub>(SRP)</sub> = 4 V	-10%		10%	
		$V_{(IREG_CHG)} = 10 \text{ mV}, V_{(SRP)} = 2.6 \text{ V}$	-15%		15%	
	Precharge Current Regulation Accuracy	$V_{(IREG_CHG)} = 4 \text{ mV}$	-25%		25%	
		$V_{(IREG_CHG)} = 2 \text{ mV}$	-40%		40%	
l <sub>Lkg</sub>	Leakage Current into ISET2 pin	$V_{(ISET2)} = 2V$		100		nA
-	VOLTAGE LOCK-OUT COMPARATOR (UVLO)		1			
	AC Undervoltage Rising Threshold	Measure on AVCC	3.4	3.6	3.8	V
UVLO	AC Undervoltage Hysteresis, falling			340		mV
SLEEP COMP	ARATOR (REVERSE DISCHARGING PROTECT	ION)	- I			
	SLEEP Falling Threshold	$V_{(AVCC)} - V_{(SRN)}$ to enter SLEEP	50	90	150	mV
	SLEEP Hysteresis			200		mV
V <sub>(SLEEP)</sub>	SLEEP Rising Shutdown Deglitch	AVCC falling below SRN		100		ms

(1) Specified by Design



#### SLUSAN2C -JULY 2011-REVISED JUNE 2012

## **ELECTRICAL CHARACTERISTICS (continued)**

4.5 V  $\leq$  V<sub>(PVCC, AVCC)</sub>  $\leq$  17 V, -40°C < T<sub>J</sub> < 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BAT OVERVO	LTAGE COMPARATOR					
V <sub>(OV_RISE)</sub>	Overvoltage Rising Threshold	As percentage of VBAT		104%		
V <sub>(OV_FALL)</sub>	Overvoltage Falling Threshold	As percentage of VBAT		102%		
t <sub>OV</sub>	Overvoltage Deglitch Time to Disable Charge			30		ms
INPUT OVERV	OLTAGE COMPARATOR (ACOV)					
	AC Overvoltage Rising Threshold	Measure on AVCC	17	18	19	V
V	AC Overvoltage Falling Hysteresis	Measured on AVCC		540		mV
V <sub>(ACOV)</sub>	AC Overvoltage Rising Deglitch			1		ms
	AC Overvoltage Falling Deglitch			1		ms
THERMAL RE	GULATION					
TJ	Junction Temperature Regulation Accuracy	ISET1 > 120 mV, Charging		120		°C
THERMAL SH	UTDOWN COMPARATOR					
T <sub>(SHUT)</sub>	Thermal Shutdown Rising Temperature	Temperature Increasing		150		°C
<u>, '/</u>	Thermal Shutdown Hysteresis	-		20		°C
	Thermal Shutdown Rising Deglitch	Temperature Increasing Delay		100		μs
	Thermal Shutdown Falling Deglitch	Temperature Decreasing Delay		10		ms
THERMISTOR	COMPARATOR					
V <sub>(LTF)</sub>	Cold Temperature Threshold, TS pin Voltage Rising Threshold	Charger suspends charge as Percentage to VREF	73%	73.5%	74%	
V <sub>(LTF_HYS)</sub>	Cold Temperature Hysteresis, TS pin Voltage Falling	As Percentage to VREF	0.2%	0.4%	0.6%	
V <sub>(HTF)</sub>	Hot Temperature TS pin voltage falling Threshold	As Percentage to VREF	46.6%	47.2%	47.8%	
V <sub>(TCO)</sub>	Cut-off Temperature TS pin voltage falling Threshold	As Percentage to VREF	44.2%	44.7%	45.2%	
	Deglitch time for Temperature Out of Range Detection	$V_{(TS)} > V_{(LTF)}$ , or $V_{(TS)} < V_{(TCO)}$ , or $V_{(TS)} < V_{(HTF)}$		400		ms
	Deglitch time for Temperature in Valid Range Detection	$V_{(TS)} < V_{(LTF)} - V_{(LTF\_HYS)} \text{ or } V_{(TS)} > V_{(TCO)}, \text{ or } V_{(TS)} > V_{(HTF)}$		20		ms
CHARGE OVE	RCURRENT COMPARATOR (CYCLE-BY-CYCL	E)				
V <sub>(OC)</sub>	Charge Overvurrent Rising Threshold, V <sub>(SRP)</sub> > 2.2V	Current as percentage of $V_{(IREG\_CHG)}$		160%		
	Charge Overvurrent Rising Threshold, V <sub>(SRP)</sub> < 2.2V			45		mV
	Charge Overvurrent Limit Range, V <sub>(SRP)</sub> > 2.2V			75		mV
I <sub>(OCP)</sub>	Charge OCP using high side sense FET		8	11.5		Α
CHARGE UND	DERCURRENT COMPARATOR (CYCLE-BY-CYC	CLE)				
V <sub>(UCP)</sub>	Charge Undercurrent Falling Threshold	Switch from Sync mode to Non-Sync mode, measure on $V_{(\text{SRP-SRN})}$	1	5	9	mV
BAT SHORT C	COMPARATOR (BATSHORT)					
	Battery Short Falling Threshold	Measure on BAT		2		V
V <sub>(BATSHT)</sub>	Battery Short Rising Hysteresis			200		mV
	Deglitch on Both Edge			1		μs
LOW CHARGE	E CURRENT COMPARATOR					
	Low Charge Current Falling Threshold	Measure on V <sub>(SRP-SRN)</sub>		1.25		mV
V <sub>(LC)</sub>	Low Charge Current Rising Hysteresis			1.25		mV
·/	Deglitch on Both Edge			1		μs
VREF REGUL		1				
V <sub>(VREF_REG)</sub>	VREF Regulator Voltage	V <sub>(AVCC)</sub> > UVLO	3.267	3.3	3.333	V
I(VREF_LIM)	VREF Current Limit	V <sub>(VREF)</sub> = 0V, V <sub>(AVCC)</sub> > UVLO	35		120	mA

STRUMENTS

**EXAS** 

## **ELECTRICAL CHARACTERISTICS (continued)**

4.5 V  $\leq$  V<sub>(PVCC, AVCC)</sub>  $\leq$  17 V, -40°C < T<sub>J</sub> < 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REGN REGU	LATOR					
V <sub>(REGN_REG)</sub>	REGN Regulator Voltage	V <sub>(AVCC)</sub> > 10 V, 0mA - 40 mA, ISET1 > 100 mV	5.7	6	6.3	V
I(REGN_LIM)	REGN Current Limit	$V_{(REGN)} = 0 V, V_{(AVCC)} > UVLO$	40		120	mA
INTERNAL P	NM					
	PWM Switching Frequency		500	600	700	kHz
	Driver Dead Time	Dead time when switching between LSD and HSD, no load		30		ns
R <sub>(DS_HI)</sub>	High Side MOSFET On Resistance	$V_{(BTST)} - V_{(SW)} = 5.5 \text{ V}$		25	45	mΩ
R <sub>(DS_LO)</sub>	Low Side MOSFET On Resistance			60	110	mΩ
	Bootstrap Refresh Comparator Threshold	$V_{(BTST)} - V_{(SW)}$ when low side refresh pulse is requested, $V_{(VCC)} = 4.5 \ V$	3			V
V <sub>(BTST)</sub>	Voltage	$V_{(BTST)} - V_{(SW)}$ when low side refresh pulse is requested, $V_{(VCC)} > 6 \ V$	4			V
INTERNAL SO	OFT START (8 steps to regulation current I <sub>(CHG</sub>					
	Soft Start Steps			8		step
	Soft Start Step Time			1.6	3	ms
CHARGER SI	ECTION POWER-UP SEQUENCING					
	Charge-Enable Delay after Power-up (2)	Delay from ISET1 above 120 mV to start charging the battery		2	5	ms
INTEGRATED	BTST DIODE					
V <sub>F</sub>	Forward Bias Voltage	I <sub>F</sub> = 120 mA at 25°C		0.85		V
V <sub>R</sub>	Reverse breakdown voltage	I <sub>R</sub> = 2 μA at 25°C			20	V
LOGIC IO PIN	I CHARACTERISTICS					
V <sub>(OUT_LO)</sub>	STAT Output Low Saturation Voltage	Sink Current = 5 mA			0.5	V
V <sub>(CELL_LO)</sub>	CELL pin input low threshold, 1 cell	CELL pin voltage falling edge			0.5	V
V <sub>(CELL_MID)</sub>	CELL pin input mid threshold, 2 cells	CELL pin voltage rising for MIN, falling for MAX	0.8		1.8	V
V <sub>(CELL_HI)</sub>	CELL pin input high threshold, 3 cells	CELL pin voltage rising edge	2.5			V
R <sub>(CELL_GND)</sub>	Resistance between CELL to ground to keep CELL LOW [1]				120	kΩ
V <sub>IL</sub>	CMOD Low-level input voltage threshold	I <sub>IL</sub> = 5 μA			0.8	V
V <sub>IH</sub>	CMOD High-level input voltage threshold	I <sub>IL</sub> = 20 μA	2.1			V

(2) Specified by Design


6

SLUSAN2C -JULY 2011-REVISED JUNE 2012



www.ti.com

#### BLOCK DIAGRAM




TEXAS INSTRUMENTS

SLUSAN2C - JULY 2011 - REVISED JUNE 2012

#### TYPICAL APPLICATION

www.ti.com




12 V input, 1 Cell, 3 A Charge Current, 0.2 A Pre-charge Current, 0'C - 45°C TS





SLUSAN2C -JULY 2011-REVISED JUNE 2012







Figure 2. Typical Super Capacitor Charging Application Schematic

# www.ti.com


TEXAS INSTRUMENTS


www.ti.com

#### SLUSAN2C – JULY 2011 – REVISED JUNE 2012



t - Time - 10 ms/div Figure 3. Power Up (BAT, STAT)










Figure 6. ISET1 Enable and Disable Charge


## TYPICAL CHARACTERISTICS




SLUSAN2C -JULY 2011-REVISED JUNE 2012


#### www.ti.com

TYPICAL CHARACTERISTICS (continued)











SLUSAN2C-JULY 2011-REVISED JUNE 2012








SLUSAN2C -JULY 2011-REVISED JUNE 2012



#### www.ti.com







DETAILED DESCRIPTION

#### **Battery Voltage Regulation**

Internally, the BAT pin has 717 k $\Omega$  to AGND. For output voltage above 4.2 V, but not 8.4 V or 12 V, the user can use an external resistor divider from output to VBAT pin to AGND.

The bq24130 offers a high accuracy voltage regulation on charge voltage. The bq24130 uses CELL pin to select number of cells with a fixed 4.2 V/cell. CELL pin adjusts internal resistor voltage divider from BAT pin to AGND pin for voltage feedback and regulate to internal 2.1 V voltage reference.

CELL Pin	Voltage Regulation					
AGND	4.2V					
Floating	8.4V					
VREF	12.6V					

Table 1

Internally, the BAT pin has 717 k $\Omega$  to AGND. For output voltage above 4.2 V, but not 8.4 V or 12 V, the user can use an external resistor divider from output to the VBAT pin to AGND.

#### **Battery Current Regulation**

The bq24130 has two current setting inputs, ISET1 and ISET2.

A low-level signal on the CMOD pin forces the IC to charge at the pre-charge rate set on the ISET2 pin. A highlevel signal forces charge at fast-charge rate as set by the ISET1 pin. The CMOD pin cannot float.

The ISET1 input sets the maximum charging current. Battery current is sensed by current sensing resistor RSR connected between SRP and SRN. The full-scale differential voltage between SRP and SRN is 40 mV max. The equation for charge current is:

$$I_{(CHARGE)} = \frac{V_{(ISET1)}}{20 \times R_{(SR)}}$$
(1)

The valid input voltage range of ISET1 is up to 0.8 V. With 10 m $\Omega$  sense resistor, the maximum output current is 4 A. With 20 m $\Omega$  sense resistor, the maximum output current is 2 A.

The ISET2 input sets the pre-charge current up to 2 A on a 10 m $\Omega$  sense resistor.

$$I_{(PRECHARGE)} = \frac{V_{(ISET2)}}{100 \times R_{(SR)}}$$
(2)

The charger is disabled when ISET1 pin voltage is below 40 mV and is enabled when ISET1 pin voltage is above 120 mV. For 10 m $\Omega$  current sensing resistor, the minimum fast charge current must higher than 600 mA.

Under high ambient temperature, the charge current will fold back to keep IC temperature not exceeding 120°C

#### Power Up

The charger uses a SLEEP comparator to determine the source of power on the AVCC pin, since AVCC can be supplied either from the battery or the adapter. If the AVCC voltage is greater than the SRN voltage, charger exits SLEEP mode. If all conditions are met for charging, charger will then attempt to charge the battery (See the Enable and Disable Charging section). If the SRN voltage is greater than AVCC, charger enters a low quiescent current 15  $\mu$ A) SLEEP mode to minimize current drain from the battery. During the SLEEP mode, the VREF output turns off and the STAT pin goes to high impedance.

If AVCC is below the UVLO threshold, the device is disabled.

www.ti.com



#### Enable and Disable Charging

The following conditions have to be valid before charge is enabled:

- ISET1 pin above 120 mV
- The device is not in Under Voltage Lockout (UVLO) mode (i.e. V<sub>(AVCC)</sub> > UVLO)
- The device is not in SLEEP mode (i.e. V<sub>(AVCC)</sub> > V<sub>(SRN)</sub>)
- The AVCC voltage is lower than the AC over-voltage threshold (i.e. V<sub>(AVCC)</sub> < V<sub>(ACOV)</sub>)
- 50 ms delay is complete after initial power-up
- The REGN and VREF LDO voltages are at the correct levels
- Thermal Shut down (T<sub>SHUT</sub>) is not valid
- No T<sub>S</sub> fault is detected

One of the following conditions will stop on-going charging:

- ISET1 pin voltage is below 40mV;
- The device is in UVLO mode;
- Adapter is removed, causing the device to enter SLEEP mode;
- AVCC voltage is over voltage
- The REGN or VREF LDO voltage is overloaded;
- T<sub>SHUT</sub> temperature threshold is reached.
- T<sub>S</sub> voltage goes out of range indicating the battery temperature is too hot or too cold

#### Automatic Internal Soft-Start Charger Current

The charger automatically soft-starts the charger regulation current every time the charger goes into fast-charge to ensure there is no overshoot or stress on the output capacitors or the power converter. The soft-start consists of stepping-up the charge regulation current into 8 evenly divided steps up to the programmed charge current. Each step lasts around 1.6 ms, for a typical rise time of 12.8 ms. No external components are needed for this function.

#### **Converter Operation**

The bq24130 employs a 600kHz constant-frequency step-down switching regulator. The fixed frequency oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current and temperature, simplifying output filter design and keeping it out of the audible noise region.

A type III compensation network allows using ceramic capacitors at the output of the converter. An internal sawtooth ramp is compared to the internal error control signals to vary the duty-cycle of the converter. The ramp height is proportional to the AVCC voltage to cancel out any loop gain variation due to a change in input voltage, and simplifies loop compensation. Internal gate drive logic allows achieving 97% duty cycle before pulse skipping starts.

#### Charge Undercurrent Protection

When the voltage between BTST and SW falls below 4 V, the low-side FET turns on to provide refresh charge up the bootstrap capacitor. After the recharge, if the SRP-SRN voltage decreases below 5 mV, the low side FET will be turned off for the remainder of the switching cycle (i.e. non-synchronous operation). This is important to prevent negative inductor current from causing any boost effect in which the input voltage increases as power is transferred from the battery to the input capacitors. This can lead to an overvoltage on the AVCC node and potentially cause damage to the system.

When the IC senses SRP-SRN average voltage drops below 1.25 mV (0.125 A of inductor current for a 10 m $\Omega$  sense resistor) or the battery voltage is less than 2 V, the charger will enter non-synchronous mode and the low-side n-channel power MOSFET will stay off and rely on the body diode to make converter as a standard buck. This prevents the battery discharge current when battery is almost fully charged and current tapers down to a lower level. The low-side n-channel power MOSFET will turn on when a bootstrap capacitor refresh pulse is needed.

#### SLUSAN2C – JULY 2011 – REVISED JUNE 2012



www.ti.com

#### **Charge Overcurrent Protection**

The charger monitors top side MOSFET current by high side sense FET. When peak current is higher than overcurrent threshold, it will turn off the top side MOSFET and keep it off until the next cycle. The charger has a secondary cycle-to-cycle over-current protection. It monitors the charge current, and prevents the current from exceeding 160% of the programmed charge current. The high-side gate drive turns off when the overcurrent is detected, and automatically resumes when the current falls below the over-current threshold.

#### **Battery Overvoltage Protection**

The converter will not allow the high-side FET to turn-on until the battery voltage goes below 102% of the regulation voltage. This allows one-cycle response to an over-voltage condition – such as occurs when the load is removed or the battery is disconnected. An 8 mA current sink from SRP/SRN to AGND is on only during charge and allows discharging the stored output inductor energy that is transferred to the output capacitors. If battery overvoltage condition lasts for more than 30 ms, charge is disabled.

#### **Battery Short Protection**

When SRN pin voltage is lower than 2 V it is considered as battery short condition during charging period. The charger will shut down immediately, then soft start back to the charging current 1.25 A max. This prevents high current may build in output inductor and cause inductor saturation when battery terminal is shorted during charging. The converter works in non-synchronous mode during battery short.

#### Input Overvoltage Protection (ACOV)

ACOV provides protection to prevent system damage due to high input voltage. In bq24130, once the voltage on AVCC reaches the 18 V ACOV threshold, charge is disabled.

#### Input Under Voltage Lock Out (UVLO)

The system must have a minimum 3.85 V AVCC voltage to allow proper operation. This AVCC voltage could come from either input adapter or battery, since a conduction path exists from the battery to AVCC through the high side NMOS body diode. When AVCC is below the 3.85 V UVLO threshold, all circuits on the IC are disabled.

#### **Thermal Regulation and Shutdown Protection**

The QFN package has low thermal impedance, which provides good thermal conduction from the silicon to the ambient, to keep junctions temperatures low. The internal thermal regulation loop will adjust the charge current to maintain the junction temperature around 120°C.


As added level of protection, the charger converter turns off and self-protects whenever the junction temperature exceeds the  $T_{SHUT}$  threshold of 150°C. The charger stays off until the junction temperature falls below 130°C.

#### Temperature Qualification

The controller continuously monitors battery temperature by measuring the voltage between the TS pin and AGND. A negative temperature coefficient thermistor (NTC) and an external voltage divider typically develop this voltage. The controller compares this voltage against its internal thresholds to determine if charging is allowed. To initiate a charge cycle, the battery temperature must be within the  $V_{(LTF)}$  to  $V_{(HTF)}$  thresholds. If battery temperature is outside of this range, the controller suspends charge and waits until the battery temperature is within the  $V_{(LTF)}$  to  $V_{(HTF)}$  range. During the charge cycle the battery temperature must be within the  $V_{(LTF)}$  to  $V_{(HTF)}$  range. During the charge cycle the battery temperature and waits until the battery temperature is outside of this range, the controller suspends charge and waits until the battery temperature is within the  $V_{(LTF)}$  to  $V_{(HTF)}$  to  $V_{(HTF)$ 

SLUSAN2C -JULY 2011-REVISED JUNE 2012

STRUMENTS



#### Figure 16. TS pin, Thermistor Sense Thresholds

Assuming a 103AT NTC thermistor on the battery pack as shown in Figure 1, the value RT1 and RT2 can be determined by using Equation 4 and Equation 4:

$$RT2 = \frac{V_{(VREF)} \times RTH_{(COLD)} \times RTH_{(HOT)} \times \left(\frac{1}{V_{(LTF)}} - \frac{1}{V_{(TCO)}}\right)}{RTH_{(HOT)} \times \left(\frac{V_{(VREF)}}{V_{(TCO)}} - 1\right) - RTH_{(COLD)} \times \left(\frac{V_{(VREF)}}{V_{(LTF)}} - 1\right)}$$
(3)

$$RT1 = \frac{\frac{V_{(VREF)}}{V_{(LTF)}} - 1}{\frac{1}{RT2} + \frac{1}{RTH_{(COLD)}}}$$
(4)

Select 0°C to 45°C range for Li-ion or Li-polymer battery.

- RTH<sub>(COLD)</sub> = 27.28 KΩ
- RTH<sub>(HOT)</sub> = 4.911 KΩ
- RT1 = 5.253 k $\Omega$ , Select Resistor 5.23k

Copyright © 2011-2012, Texas Instruments Incorporated

• •

• RT2 = 31.318 kΩ, Select Resistor 30.9k

After select closest standard resistor value, by calculating the thermistor resistance at temperature threshold, the final temperature range can be determined from thermistor data sheet temperature-resistance.






Figure 17. TS Resistor Network

#### Inductor, Capacitor, and Sense Resistor Selection Guidelines

The IC provides internal loop compensation. With this scheme, best stability occurs when the LC resonant frequency,  $f_0$ , is approximately 12 kHz – 17 kHz for IC per Equation 5:

$$f_{\rm o} = \frac{1}{2\pi\sqrt{\rm LC}} \tag{5}$$

#### **Charge Status Outputs**

The open-drain STAT outputs indicate various charger operations as shown in . These status pins can be used to drive LED or communicate with the host processor. Note that OFF indicates that the open-drain transistor is turned off.

Charge State	STAT
Charge in progress	On
Sleep mode, Charge Disabled	OFF
Chagre suspended. Input overvoltage, Battery overvoltage	BLINK

#### **Table 2. STAT Pin Defination**



(6)

#### **APPLICATION INFORMATION**

#### **Inductor Selection**

The bq24130 has 600 kHz switching frequency to allow the use of small inductor and capacitor values. The Inductor saturation current should be higher than the charging current ( $I_{(CHG)}$ ) plus half the ripple current ( $I_{(RIPPLE)}$ ):

$$I_{(SAT)} \ge I_{(CHG)} + (1/2) I_{(RIPPLE)}$$

The inductor ripple current depends on input voltage ( $V_{IN}$ ), duty cycle (D =  $V_{OUT}/V_{IN}$ ), switching frequency (fs) and inductance (L):

$$I_{(RIPPLE)} = \frac{V_{IN} \times D \times (1-D)}{fs \times L}$$
(7)

#### **Input Capacitor**

Input capacitor should have enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current is half of the charging current when duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current  $I_{(CIN)}$  occurs where the duty cycle is closest to 50% and can be estimated by Equation 8:

$$\mathbf{I}_{(CIN)} = \mathbf{I}_{(CHG)} \times \sqrt{\mathbf{D} \times (\mathbf{1} - \mathbf{D})}$$
(8)

Low ESR ceramic capacitor such as X7R or X5R is preferred for input decoupling capacitor and should be placed to the drain of the high side MOSFET and source of the low side MOSFET as close as possible. Voltage rating of the capacitor must be higher than normal input voltage level. 25 V rating or higher capacitor is preferred for 15 V input voltage. 20 µF capacitance is suggested for typical of 3 A - 4 A charging current.

#### **Output Capacitor**

н

Output capacitor also should have enough ripple current rating to absorb output switching ripple current. The output capacitor RMS current  $I_{(COUT)}$  is given:

$$I_{(COUT)} = \frac{I_{(RIPPLE)}}{2 \times \sqrt{3}} \approx 0.29 \times I_{(RIPPLE)}$$
(9)

The output capacitor voltage ripple can be calculated as follows:

$$\Delta V_{\rm O} = \frac{V_{\rm OUT}}{8LCfs^2} \left( 1 - \frac{V_{\rm OUT}}{V_{\rm IN}} \right)$$
(10)

At certain input/output voltage and switching frequency, the voltage ripple can be reduced by increasing the output filter LC.

The bq24130 has internal loop compensator. To get good loop stability, the resonant frequency of the output inductor and output capacitor should be designed between 12 kHz and 17 kHz. The preferred ceramic capacitor is 25 V or higher rating, X7R or X5R

#### Input Filter Design

During adapter hot plug-in, the parasitic inductance and input capacitor from the adapter cable form a second order system. The voltage spike at AVCC/PVCC pin may be beyond IC maximum voltage rating and damage IC. The input filter must be carefully designed and tested to prevent overvoltage event on AVCC/PVCC pin.

There are several methods to damping or limit the overvoltage spike during adapter hot plug-in. An electrolytic capacitor with high ESR as an input capacitor can damp the overvoltage spike well below the IC maximum pin voltage rating. A high current capability TVS Zener diode can also limit the over voltage level to an IC safe level. However, these two solutions may not have low cost or small size.

Copyright © 2011–2012, Texas Instruments Incorporated

#### SLUSAN2C - JULY 2011 - REVISED JUNE 2012

www.ti.com

A cost effective and small size solution is shown in Figure 18. The R1 and C1 are composed of a damping RC network to damp the hot plug-in oscillation. As a result the overvoltage spike is limited to a safe level. D1 is used for reverse voltage protection for AVCC pin. C2 is AVCC pin decoupling capacitor and it should be place to AVCC pin as close as possible. The R2 and C2 form a damping RC network to further protect the IC from high dv/dt and high voltage spike. C2 value should be less than C1 value so R1 can dominant the equivalent ESR value to get enough damping effect for hot plug-in. R1 and R2 package must be sized enough to handle inrush current power loss according to resistor manufacturer's data sheet. The filter components value always need to be verified with real application and minor adjustments may need to fit in the real application circuit.

If the input is 5 V (USB host or USB adapter), the D1 can be saved. R2 has to be 5  $\Omega$  or higher to limit the current if the input is reversely inserted.




Figure 18. Input Filter

#### PCB LAYOUT


The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loop (see Figure 19) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Here is a PCB layout priority list for proper layout. Layout PCB according to this specific order is essential


- 1. Place input capacitor as close as possible to PVCC supply and ground connections and use shortest copper trace connection. These parts should be placed on the same layer of PCB instead of on different layers and using vias to make this connection.
- 2. Place inductor input terminal to SW pin as close as possible. Minimize the copper area of this trace to lower electrical and magnetic field radiation but make the trace wide enough to carry the charging current. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
- 3. The charging current sensing resistor should be placed right next to the inductor output. Route the sense leads connected across the sensing resistor back to the IC in same layer, close to each other (minimize loop area) and do not route the sense leads through a high-current path (see Figure 20 for Kelvin connection for best current accuracy). Place decoupling capacitor on these traces next to the IC.
- 4. Place output capacitor next to the sensing resistor output and ground.
- 5. Output capacitor ground connections need to be tied to the same copper that connects to the input capacitor ground before connecting to system ground.
- 6. Route analog ground separately from power ground and use single ground connection to tie charger power ground to charger analog ground. Just beneath the IC use analog ground copper pour but avoid power pins to reduce inductive and capacitive noise coupling. Use thermal pad as the single ground connection point to connect analog ground and power ground together. Or using a 0  $\Omega$  resistor to tie analog ground to power ground (thermal pad should tie to analog ground). A star-connection under thermal pad is highly recommended.
- 7. It is critical that the exposed thermal pad on the backside of the IC package be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers.
- 8. Decoupling capacitors should be placed next to the IC pins and make trace connection as short as possible.




SLUSAN2C -JULY 2011-REVISED JUNE 2012

9. All via size and number should be enough for a given current path.







To SRP/SRN pins



22

### Changed pin BTST Description From: Connect the 0.1 µF bootstrap capacitor. To: Connect the 47 nF bootstrap Changed the ELECT CHARACTERISTICS conditions statement From: 4.5 V ≤ V<sub>(PVCC, AVCC)</sub> ≤ 18 V To: 4.5 V ≤

#### 

#### Changes from Revision A (August 2011) to Revision B

•	Added Features Bullet: Constant Current Super Capacitor Charging	. 1
	Changed the Thermal Information Table	
	Changed Figure 1	
•	Changed Figure 2	. 9
	Changed Figure 14	

#### Changes from Revision B (August 2011) to Revision C

## 

SLUSAN2C-JULY 2011-REVISED JUNE 2012

Changes from Original (July 2011) to Revision A



www.ti.com

Page

Page

Page

Copyright © 2011–2012, Texas Instruments Incorporated



#### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
BQ24130RHLR	Active	Production	VQFN (RHL)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ24130
BQ24130RHLR.A	Active	Production	VQFN (RHL)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ24130
BQ24130RHLR.B	Active	Production	VQFN (RHL)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ24130
BQ24130RHLT	Active	Production	VQFN (RHL)   20	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ24130
BQ24130RHLT.A	Active	Production	VQFN (RHL)   20	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ24130
BQ24130RHLT.B	Active	Production	VQFN (RHL)   20	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ24130

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## PACKAGE OPTION ADDENDUM

23-May-2025



Texas


STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24130RHLR	VQFN	RHL	20	3000	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1
BQ24130RHLT	VQFN	RHL	20	250	180.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1



## PACKAGE MATERIALS INFORMATION

8-May-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24130RHLR	VQFN	RHL	20	3000	346.0	346.0	33.0
BQ24130RHLT	VQFN	RHL	20	250	210.0	185.0	35.0


## **RHL 20**

## 3.5 x 4.5 mm, 0.5 mm pitch

## **GENERIC PACKAGE VIEW**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




4205346/L

## **RHL0020A**

## **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




## **RHL0020A**

## **EXAMPLE BOARD LAYOUT**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)


- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to theri locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



## **RHL0020A**

## EXAMPLE STENCIL DESIGN VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated