AMC21C12 Fast Response, Functionally Isolated Window Comparator With Adjustable Threshold and Latch Function

1 Features

- Wide high-side supply range: 3 V to 27 V
- Low-side supply range: 2.7 V to 5.5 V
- Adjustable threshold:
  - Window-comparator mode: ±20 mV to ±300 mV
  - Positive-comparator mode: 600 mV to 2.7 V
- Reference for threshold adjustment: 100 µA, ±1%
- Trip threshold error: ±1% (max) at 250 mV
- Open-drain output with optional latch mode
- Propagation delay: 280 ns (typ)
- High CMTI: 55 V/ns (min)
- Functional Isolation:
  - Working voltage: 200 V_{RMS}, 280 V_{DC}
  - Transient overvoltage (60 s): 570 V_{RMS}, 800 V_{DC}
- Small, 0.65-mm pitch, leadless package with 1-mm creepage and clearance
- Fully specified over the extended industrial temperature range: –40°C to +125°C

2 Applications

- Overcurrent or overvoltage detection in:
  - Telecom power supplies
  - Analog I/O modules
  - Motor drives
  - Frequency inverters

Package Information

PART NUMBER	PACKAGE(1)	PACKAGE SIZE(2)
AMC21C12	DEN (VSON, 8)	3.5 mm × 2.7 mm

(1) For more information, see the *Mechanical, Packaging, and Orderable Information*.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.

3 Description

The AMC21C12 is an isolated window comparator with a short response time. The open-drain output is galvanically isolated from the input circuitry by an isolation barrier that is highly resistant to magnetic interference. The isolation barrier supports a working voltage up to 200 V_{RMS} or 280 V_{DC} and transient over voltages of up to 570 V_{RMS} or 800 V_{DC}.

The comparison window is centered at 0 V, meaning that the comparator trips if the absolute value of the input voltage exceeds the trip threshold value. The trip threshold is adjustable from 20 mV to 300 mV through a single external resistor and, therefore, the comparison window ranges from ±20 mV to ±300 mV. When the voltage on the REF pin is greater than 550 mV, the negative comparator is disabled and only the positive comparator is functional. The reference voltage in this mode can be as high as 2.7 V. This mode is particularly useful for monitoring voltage supplies.

The open-drain output on the device supports transparent mode (LATCH input tied to GND2) where the output follows the input state, or latch mode, where the output is cleared on the falling edge of the latch input signal.

The AMC21C12 is available in an 8-pin, 0.65-mm pitch VSON package and is specified over the extended industrial temperature range of –40°C to +125°C.



Typical Application

Table of Contents

4 Pin Configuration and Functions



Figure 4-1. DEN Package, 8-Pin VSON (Top View)

Table 4-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	VDD1	High-side power	High-side power supply.(1)
2	IN	Analog input	Analog input pin to the window comparator.
3	REF	Analog input	Reference pin that defines the trip threshold. The voltage on this pin also affects the hysteresis of comparator Cmp0, as explained in the *Reference Input* section. This pin is internally connected to a 100-µA current source. Connect a resistor from REF to GND1 to define the trip threshold, and a capacitor from REF to GND1 to filter the reference voltage. For best transient noise immunity, place the capacitor as closely to the pin as possible. This pin can also be driven by an external voltage source.
4	GND1	High-side ground	High-side ground.
5	GND2	Low-side ground	Low-side ground.
6	OUT	Digital output	Open-drain output of the window comparator. Connect to an external pullup resistor.
7	LATCH	Digital input	Digital input to select latch mode (high) or transparent mode (low) of the open-drain output. Do not leave the input pin unconnected (floating). Connect to GND2 when not used.
8	VDD2	Low-side power	Low-side power supply.(1)

(1) See the *Power Supply Recommendations* section for power-supply decoupling recommendations.

5 Specifications

5.1 Absolute Maximum Ratings

see(1)

		MIN	MAX	UNIT
Power-supply voltage	VDD1 to GND1	–0.3	30	V
	VDD2 to GND2	–0.3	6.5	
Analog input voltage	REF to GND1	–0.5	6.5	V
	IN to GND1	–6	5.5	
Digital input voltage	LATCH to GND1	–0.5	VDD2 + 0.5	V
Digital output voltage	OUT to GND2	–0.5	VDD2 + 0.5	V
Transient isolation voltage(2)	AC voltage, t = 60 s(3)		570	V_{RMS}
	DC voltage, t = 60 s(3)		800	V_{DC}
Input current	Continuous, any pin except power-supply pins	–10	10	mA
Temperature	Junction, T_J		150	°C
	Storage, T_{stg}	–65	150	

(1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
(2) Common-mode from left-side (pin1-4) to right-side (pin5-8) of the package.
(3) Cummulative

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±2000	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002(2)	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POWER SUPPLY						
V_{VDD1}	High-side power-supply voltage	VDD1 to GND1	3.0	5	27	V
V_{VDD2}	Low-side power supply voltage	VDD2 to GND2	2.7	3.3	5.5	V
ANALOG INPUT						
V_{IN}	Input voltage	IN to GND1, VDD1 ≤ 4.3 V	–0.4		VDD1 – 0.3	V
		IN to GND1, VDD1 > 4.3 V	–0.4		4	
V_{REF}	Reference voltage, window comparator mode	REF to GND1	20(2)		300	mV
	Reference voltage, positive-comparator mode	Low hysteresis mode	20(2)		450	
		High hysteresis mode (Cmp0 only)	600		2700(1)	
	Reference voltage headroom	VDD1 – V_{REF}	1.4			V
	Filter capacitance on REF pin		20	100		nF
DIGITAL I/O						
	Digital input voltage	LATCH pin	GND2		VDD2	V
	Digital output voltage	OUT to GND2	GND2		VDD2	V
	Sink current	OUT	0		4	mA
ISOLATION BARRIER						
V_{IOWM}	Functional isolation working voltage(3)	AC voltage (sine wave)			200	V_{RMS}
		DC voltage			280	V_{DC}
TEMPERATURE RANGE						
T_A	Specified ambient temperature		–40	25	125	°C

(1) Reference voltages (V_{REF}) >1.6 V require $V_{VDD1} > V_{VDD1,MIN}$ to maintain minimum headroom ($V_{VDD1} – V_{REF}$) of 1.4 V.
(2) The device has been tested with V_{REF} as low as 5 mV. The device remains functional but relative switching threshold accuracy can decrease because of offset errors.
(3) Common-mode from left-side (pin1-4) to right-side (pin5-8) of the package.

5.4 Thermal Information

THERMAL METRIC[1]		DEN (VSON)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	64.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	53.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	29.6	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	10.1	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	29.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	23.4	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Package Characteristics

PARAMETER		TEST CONDITIONS	VALUE	UNIT
CLR	External clearance	Shortest pin-to-pin distance through air	≥ 1	mm
CPG	External creepage	Shortest pin-to-pin distance across the package surface	≥ 1	mm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
C_{IO}	Capacitance, input to output[1]	V_{IO} = 0.5 V_{PP} at 1 MHz	~1.5	pF
R_{IO}	Resistance, input to output[1]	T_A = 25°C	> 10^{12}	Ω

(1) All pins on each side of the barrier are tied together, creating a two-pin device.

5.6 Electrical Characteristics

minimum and maximum specifications apply from T_A = –40°C to 125°C, VDD1 = 3.0 V to 27 V, VDD2 = 2.7 V to 5.5 V, V_{REF} = 20 mV to 2.7 V[1], and V_{IN} = –400 mV to 4 V[3]; typical specifications are at T_A = 25°C, VDD1 = 5 V, VDD2 = 3.3 V, and V_{REF} = 250 mV (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT						
R_{IN}	Input resistance	IN pin, 0 ≤ V_{IN} ≤ 4 V		1		GΩ
I_{BIAS}	Input bias current	IN pin, 0 ≤ V_{IN} ≤ 4 V[4]		0.1	25	nA
		IN pin, –400 mV ≤ V_{IN} ≤ 0 V[5]	–310	–0.5		
C_{IN}	Input capacitance	IN pin		4		pF
REFERENCE PIN						
I_{REF}	Reference current	REF to GND1, 20 mV < V_{REF} ≤ 2.7 V	99	100	101	µA
V_{MSEL}	Mode selection threshold[2]	V_{REF} rising	500	550	600	mV
		V_{REF} falling	450	500	550	
	Mode selection threshold hysteresis			50		mV
COMPARATORS						
V_{IT+}	Positive-going trip threshold	Cmp0		V_{REF} + V_{HYS}		mV
E_{IT+}	Positive-going trip threshold error	Cmp0, (V_{IT+} – V_{REF} – V_{HYS}), V_{REF} = 20 mV, V_{HYS} = 4 mV	–2		2	mV
		Cmp0, (V_{IT+} – V_{REF} – V_{HYS}), V_{REF} = 250 mV, V_{HYS} = 4 mV	–2		2	
		Cmp0, (V_{IT+} – V_{REF} – V_{HYS}), V_{REF} = 2 V, V_{HYS} = 25 mV	–5		5	
$V_{IT–}$	Negative-going trip threshold	Cmp0		V_{REF}		mV
$E_{IT–}$	Negative-going trip threshold error	Cmp0, ($V_{IT–}$ – V_{REF}), V_{REF} = 20 mV	–2.5		2.5	mV
		Cmp0, ($V_{IT–}$ – V_{REF}), V_{REF} = 250 mV	–2.5		2.5	
		Cmp0, ($V_{IT–}$ – V_{REF}), V_{REF} = 2 V	–5		5	
$V_{IT–}$	Negative-going trip threshold	Cmp1		–V_{REF} – V_{HYS}		mV
$E_{IT–}$	Negative-going trip threshold error	Cmp1, ($V_{IT–}$ + V_{REF} + V_{HYS}), V_{REF} = 20 mV, V_{HYS} = 4 mV	–3		3	mV
		Cmp1, ($V_{IT–}$ + V_{REF} + V_{HYS}), V_{REF} = 250 mV, V_{HYS} = 4 mV	–3		3	
V_{IT+}	Positive-going trip threshold	Cmp1		–V_{REF}		mV
E_{IT+}	Positive-going trip threshold error	Cmp1, (V_{IT+} + V_{REF}), V_{REF} = 20 mV	–3.5		3.5	mV
		Cmp1, (V_{IT+} + V_{REF}), V_{REF} = 250 mV	–3.5		3.5	
V_{HYS}	Trip threshold hysteresis	Cmp0 and Cmp1, (V_{IT+} – $V_{IT–}$), V_{REF} ≤ 450 mV		4		mV
		Cmp0 only, (V_{IT+} – $V_{IT–}$), V_{REF} ≥ 600 mV		25		
DIGITAL I/O						
V_{IH}	High-level input voltage	LATCH pin	0.7 x VDD2		VDD2 + 0.3	V
V_{IL}	Low-level input voltage	LATCH pin	–0.3		0.3 x VDD2	V
C_{IN}	Input capacitance	LATCH pin		4		pF
V_{OL}	Low-level output voltage	I_{SINK} = 4 mA		80	250	mV
I_{LKG}	Open-drain output leakage current	VDD2 = 5 V, V_{OUT} = 5 V		5	100	nA
CMTI	Common-mode transient immunity	|V_{IN} – V_{REF}| ≥ 4 mV, R_{PULLUP} = 10 kΩ	55	110		V/ns

5.6 Electrical Characteristics (continued)

minimum and maximum specifications apply from T_A = –40°C to 125°C, VDD1 = 3.0 V to 27 V, VDD2 = 2.7 V to 5.5 V, V_{REF} = 20 mV to 2.7 V(1), and V_{IN} = –400 mV to 4 V(3); typical specifications are at T_A = 25°C, VDD1 = 5 V, VDD2 = 3.3 V, and V_{REF} = 250 mV (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
$VDD1_{UV}$	VDD1 undervoltage detection threshold	VDD1 rising			3	V
		VDD1 falling			2.9	
$VDD1_{POR}$	VDD1 power-on reset threshold	VDD1 falling			2.3	V
$VDD2_{UV}$	VDD2 undervoltage detection threshold	VDD2 rising			2.7	V
		VDD2 falling			2.1	
I_{DD1}	High-side supply current	3.0 ≤ VDD1 ≤ 3.4 V			4.0	mA
		3.4 < VDD1 ≤ 27 V		3.2	4.3	
I_{DD2}	Low-side supply current			1.8	2.2	mA

(1) Reference voltages >1.6 V require VDD1 > $VDD1_{MIN}$. See the *Recommended Operating Conditions* table for details.
(2) The voltage level V_{REF} determines if the device operates as window-comparator with positive and negative thresholds or as simple comparator with positive thresholds only. See the *Reference Input* section for more details.
(3) But not exceeding the maximum input voltage specified in the *Recommended Operating Conditions* table.
(4) The typical value is measured at V_{IN} = 0.4 V.
(5) The typical value is measured at V_{IN} = –400 mV.

5.7 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
LATCH INPUT						
	Deglitch time	Falling edge	1.8		3.2	µs
OPEN-DRAIN OUTPUT						
t_{pH}	Propagation delay time, $\|V_{IN}\|$ rising	VDD2 = 3.3 V, V_{REF} = 250 mV, $V_{OVERDRIVE}$ = 10 mV, C_L = 15 pF		280	410	ns
		VDD2 = 3.3 V, V_{REF} = 2 V, $V_{OVERDRIVE}$ = 50 mV, C_L = 15 pF		240	370	
t_{pL}	Propagation delay time, $\|V_{IN}\|$ falling	VDD2 = 3.3 V, V_{REF} = 250 mV, $V_{OVERDRIVE}$ = 10 mV, C_L = 15 pF		280	410	ns
		VDD2 = 3.3 V, V_{REF} = 2 V, $V_{OVERDRIVE}$ = 50 mV, C_L = 15 pF		240	370	
t_f	Output signal fall time	R_{PULLUP} = 4.7 kΩ, C_L = 15 pF		2		ns
MODE SELECTION						
t_{HSEL}	Comparator hysteresis selection deglitch time	Cmp0, V_{REF} rising or falling		10		µs
t_{DIS13}	Comparator disable deglitch time	Cmp1, V_{REF} rising		10		µs
t_{EN13}	Comparator enable deglitch time	Cmp1, V_{REF} falling		100		µs
START-UP TIMING						
$t_{LS\ ,STA}$	Low-side start-up time	VDD2 step to 2.7 V, VDD1 ≥ 3.0 V		40		µs
$t_{HS\ ,STA}$	High-side start-up time	VDD1 step to 3.0 V, VDD2 ≥ 2.7 V		45		µs
$t_{HS,BLK}$	High-side blanking time			200		µs
$t_{HS,FLT}$	High-side-fault detection delay time			100		µs

5.8 Timing Diagrams



Figure 5-1. Rise, Fall, and Delay Time Definition (LATCH = Low)



Figure 5-2. Functional Timing Diagram

5.9 Typical Characteristics

at VDD1 = 5 V and VDD2 = 3.3 V (unless otherwise noted)



V_{REF} = 20 mV

Figure 5-3. Cmp0 Trip Threshold vs Supply Voltage



V_{REF} = 20 mV

Figure 5-4. Cmp0 Trip Threshold vs Temperature



V_{REF} = 20 mV

Figure 5-5. Cmp0 Trip Threshold Error vs Supply Voltage



V_{REF} = 20 mV

Figure 5-6. Cmp0 Trip Threshold Error vs Temperature



V_{REF} = 20 mV

Figure 5-7. Cmp0 Trip Threshold Hysteresis vs Supply Voltage



V_{REF} = 20 mV

Figure 5-8. Cmp0 Trip Threshold Hysteresis vs Temperature

5.9 Typical Characteristics (continued)

at VDD1 = 5 V and VDD2 = 3.3 V (unless otherwise noted)



V_{REF} = 250 mV

Figure 5-9. Cmp0 Trip Threshold vs Supply Voltage



V_{REF} = 250 mV

Figure 5-10. Cmp0 Trip Threshold vs Temperature



V_{REF} = 250 mV

Figure 5-11. Cmp0 Trip Threshold Error vs Supply Voltage



V_{REF} = 250 mV

Figure 5-12. Cmp0 Trip Threshold Error vs Temperature



V_{REF} = 250 mV

Figure 5-13. Cmp0 Trip Threshold Hysteresis vs Supply Voltage



V_{REF} = 250 mV

Figure 5-14. Cmp0 Trip Threshold Hysteresis vs Temperature

5.9 Typical Characteristics (continued)

at VDD1 = 5 V and VDD2 = 3.3 V (unless otherwise noted)



V_{REF} = 2 V

Figure 5-15. Cmp0 Trip Threshold vs Supply Voltage



V_{REF} = 2 V

Figure 5-16. Cmp0 Trip Threshold vs Temperature



V_{REF} = 2 V

Figure 5-17. Cmp0 Trip Threshold Error vs Supply Voltage



V_{REF} = 2 V

Figure 5-18. Cmp0 Trip Threshold Error vs Temperature



V_{REF} = 2 V

Figure 5-19. Cmp0 Trip Threshold Hysteresis vs Supply Voltage



V_{REF} = 2 V

Figure 5-20. Cmp0 Trip Threshold Hysteresis vs Temperature

5.9 Typical Characteristics (continued)

at VDD1 = 5 V and VDD2 = 3.3 V (unless otherwise noted)



V_{REF} = 20 mV

Figure 5-21. Cmp1 Trip Threshold vs Supply Voltage



V_{REF} = 20 mV

Figure 5-22. Cmp1 Trip Threshold vs Temperature



V_{REF} = 20 mV

Figure 5-23. Cmp1 Trip Threshold Error vs Supply Voltage



V_{REF} = 20 mV

Figure 5-24. Cmp1 Trip Threshold Error vs Temperature



V_{REF} = 20 mV

Figure 5-25. Cmp1 Trip Threshold Hysteresis vs Supply Voltage



V_{REF} = 20 mV

Figure 5-26. Cmp1 Trip Threshold Hysteresis vs Temperature

5.9 Typical Characteristics (continued)

at VDD1 = 5 V and VDD2 = 3.3 V (unless otherwise noted)



V_{REF} = 250 mV

Figure 5-27. Cmp1 Trip Threshold vs Supply Voltage



V_{REF} = 250 mV

Figure 5-28. Cmp1 Trip Threshold vs Temperature



V_{REF} = 250 mV

Figure 5-29. Cmp1 Trip Threshold Error vs Supply Voltage



V_{REF} = 250 mV

Figure 5-30. Cmp1 Trip Threshold Error vs Temperature



V_{REF} = 250 mV

Figure 5-31. Cmp1 Trip Threshold Hysteresis vs Supply Voltage



V_{REF} = 250 mV

Figure 5-32. Cmp1 Trip Threshold Hysteresis vs Temperature

5.9 Typical Characteristics (continued)

at VDD1 = 5 V and VDD2 = 3.3 V (unless otherwise noted)



Figure 5-33. Cmp0 Propagation Delay vs Overdrive



$V_{OVERDRIVE}$ = 10 mV

Figure 5-34. Cmp0 Propagation Delay vs Temperature



Figure 5-35. Cmp1 Propagation Delay vs Overdrive



$V_{OVERDRIVE}$ = 10 mV

Figure 5-36. Cmp1 Propagation Delay vs Temperature



Figure 5-37. Input Bias Current vs Input Voltage



V_{IN} = 2 V

Figure 5-38. Input Bias Current vs Temperature

5.9 Typical Characteristics (continued)

at VDD1 = 5 V and VDD2 = 3.3 V (unless otherwise noted)



Figure 5-39. Reference Current vs Reference Voltage



Figure 5-40. Reference Current vs Temperature



Figure 5-41. High-Side Supply Current vs Supply Voltage



Figure 5-42. High-Side Supply Current vs Temperature



Figure 5-43. Low-Side Supply Current vs Supply Voltage



Figure 5-44. Low-Side Supply Current vs Temperature

6 Detailed Description

6.1 Overview

The AMC21C12 is an isolated window comparator with an open-drain output and optional latch function. The window comparator is comprised of comparator Cmp0 and Cmp1. Cmp0 compares the input voltage (V_{IN}) against the positive threshold (V_{IT+}) and Cmp1 compares the input voltage (V_{IN}) against the negative threshold ($V_{IT–}$). V_{IT+} and $V_{IT–}$ are of equal magnitude but opposite signs, therefore the comparison window is centered around 0 V. The comparison threshold is adjustable from ±20 mV to ±300 mV through an internally generated 100-µA reference current and a single external resistor.

The open-drain output is actively pulled low when the input voltage (V_{IN}) is outside the comparison window. The behavior when V_{IN} drops back inside the window is determined by the LATCH pin, as described in the *Open-Drain Digital Output* section.

When the voltage on the REF pin is greater than V_{MSEL}, the device operates in positive-comparator mode. This mode is particularly useful for monitoring positive voltages. The negative comparator (Cmp1) is disabled and only the positive comparator (Cmp0) is functional. The reference voltage in this mode can be as high as 2.7 V.

Galvanic isolation between the high- and low-voltage side of the device is achieved by transmitting the comparator states across a SiO_2-based, capacitive isolation barrier. This isolation barrier supports a high level of magnetic field immunity, as described in the *ISO72x Digital Isolator Magnetic-Field Immunity* application note. The digital modulation scheme used in the AMC21C12 to transmit data across the isolation barrier, and the isolation barrier characteristics, result in high reliability and common-mode transient immunity.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Analog Input

The positive comparator trips when the input voltage (V_{IN}) rises above the V_{IT+} threshold that is defined as the reference value plus the internal hysteresis voltage. The positive comparator releases when V_{IN} drops below the $V_{IT–}$ threshold that equals the reference value. The negative comparator trips when V_{IN} drops below the $V_{IT–}$ threshold that is defined as the negative reference value minus the internal hysteresis voltage. The negative comparator releases when V_{IN} rises above the V_{IT+} threshold that equals the negative reference value.

The difference between V_{IT+} and $V_{IT–}$ is referred to as the *comparator hysteresis* and is 4 mV for reference voltages below 450 mV. The integrated hysteresis makes the AMC21C12 less sensitive to input noise and provides stable operation in noisy environments without having to add external positive feedback to create hysteresis. The hysteresis of Cmp0 increases to 25 mV for reference values (V_{REF}) greater than 600 mV. See the *Reference Input* description for more details.

Figure 6-1 shows a timing diagram of the relationship between hysteresis and switching thresholds.



Figure 6-1. Switching Thresholds and Hysteresis

6.3.2 Reference Input

The voltage on the REF pin determines the trip threshold of the window comparator. The internal precision current source forces a 100-µA current through an external resistor connected from the REF pin to GND1. The resulting voltage across the resistor (V_{REF}) equals the magnitude of the positive and negative trip thresholds, see Figure 6-1. Place a 100-nF capacitor parallel to the resistor to filter the reference voltage. This capacitor must be charged by the 100-µA current source during power-up and the charging time may exceed the high-side blanking time ($t_{HS,BLK}$). In this case, as shown in Figure 6-2, the comparator may output an incorrect state after the high-side blanking time has expired until V_{REF} reaches the final value. See the *Power-Up and Power-Down Behavior* section for more details on power-up behavior.



Figure 6-2. Output Behavior for Long Settling Times of the Reference Voltage

The voltage on the REF pin also determines the functionality of the negative comparator (Cmp1) and the hysteresis of the positive comparator (Cmp0) shown in the *Functional Block Diagram*. If V_{REF} exceeds the V_{MSEL} threshold defined in the *Electrical Characteristics* table, Cmp1 is disabled and the hysteresis of Cmp0 is increased from 4 mV (typical) to 25 mV. Positive-comparator mode is intended for voltage-monitoring applications that require higher input voltages and higher noise immunity.

The reference pin can be driven by an external voltage source to change the comparator thresholds during operation. However, do not drive V_{REF} dynamically across the V_{MSEL} threshold during normal operation because doing so changes the hysteresis of the Cmp0 comparator and can lead to unintentional switching of the output.

Figure 6-3 shows a mode selection timing diagram.



Figure 6-3. Mode Selection

6.3.3 Isolation Channel Signal Transmission

The AMC21C12 uses an on-off keying (OOK) modulation scheme, as shown in Figure 6-4, to transmit the comparator output states across the SiO_2-based isolation barrier. The transmit driver (TX) shown in the *Functional Block Diagram* transmits an internally-generated, high-frequency carrier across the isolation barrier to represent a digital *one* and does not send a signal to represent a digital *zero*.

The receiver (RX) on the other side of the isolation barrier recovers and demodulates the signal and provides the data for the logic that drives the open-drain output buffer. The AMC21C12 transmission channel is optimized to achieve the highest level of common-mode transient immunity (CMTI) and lowest level of radiated emissions caused by the high-frequency carrier and RX/TX buffer switching.



Figure 6-4. OOK-Based Modulation Scheme

6.3.4 Open-Drain Digital Output

The AMC21C12 provides an open-drain output with optional latching function. The output is actively pulled low when $|V_{IN}|$ exceeds the threshold value defined by the voltage on the REF pin, see Figure 6-1.

The open-drain output is diode-connected to the VDD2 supply (see the *Functional Block Diagram*), meaning that the output cannot be pulled more than 500 mV above the VDD2 supply before significant current begins to flow into the OUT pin. In particular, the open-drain output is clamped to one diode voltage above ground if VDD2 is at the GND2 level. This behavior is indicated by the gray shadings in Figure 6-5 through Figure 6-10.

On a system level, the CMTI performance of an open-drain signal line depends on the value of the pullup resistor. During a common-mode transient event with a high slew rate (high dV/dt), the open-drain signal line can be pulled low because of parasitic capacitive coupling between the high-side and the low-side of the printed circuit board (PCB). The effect of the parasitic coupling on the signal level is a function of the pullup strength and a lower value pullup resistor results in better CMTI performance. The AMC21C12 is characterized with a relatively weak pullup resistor value of 10 kΩ to make sure that the specified CMTI performance is met in a typical application with a 4.7 kΩ or lower pullup resistor.

6.3.4.1 Transparent Output Mode

The device is set to transparent mode when the LATCH pin is pulled low, thus allowing the output state to change and follow the input signal with respect to the programmed trip threshold. For example, when the input signal rises above the trip threshold, the OUT pin is pulled low. When the input signal drops below the trip threshold, the output returns to the default high output state. A common implementation using the device in transparent mode is to connect the OUT pin to a hardware interrupt input on a controller. As soon as an out-of-range condition is detected by the device and the OUT pin is pulled low, the controller interrupt terminal detects the output state change and can begin making changes to the system operation needed to address the out-of-range condition.

6.3.4.2 Latch Output Mode

Some applications do not have the functionality available to continuously monitor the state of the OUT pin to detect an overcurrent condition. A typical example of this application is a system that is only able to poll the OUT terminal state periodically to determine if the system is functioning correctly. If the device is set to transparent mode in this type of application, a change in the state of the OUT pin can be missed if the out-of-range condition does not appear during one of these periodic polling events.

Latch mode is specifically intended to accommodate these applications. The device is placed in latch mode by setting the voltage on the LATCH terminal to a logic high level. The difference between latch mode and transparent mode is how the output responds when an out-of-range event ends. In transparent mode, when the input signal drops below the trip threshold, the output state returns to the default high setting to indicate that the out-of-range event has ended.

In latch mode, when an out-of-range condition is detected and the OUT pin is pulled low, the OUT pin does not return to the default high level when the input signal drops below the trip threshold level. To clear the event, the LATCH terminal must be pulled low for at least 4 µs. Pulling the LATCH pin low allows the OUT pin to return to the default high level, provided that the input signal has dropped below the trip threshold. If the input signal is still above the threshold when the LATCH pin is pulled low, the OUT terminal remains low. When the out-of-range event is detected by the system controller, the LATCH pin can be set back to high in order to place the device back into latch mode.

6.3.5 Power-Up and Power-Down Behavior

The open-drain output powers up in a high-impedance (Hi-Z) state when the low-side supply (VDD2) turns on. After power-up, if the high-side is not functional yet, the output is actively pulled low. As shown in Figure 6-5, this condition happens after the low-side start-up time plus the high-side fault detection delay time ($t_{LS,STA}$ + $t_{HS,FLT}$). Similarly, if the high-side supply drops below the undervoltage threshold ($VDD1_{UV}$), as described in Figure 6-8, for more than the high-side fault detection delay time during normal operation, the open-drain output is pulled low. This delay allows the system to shut down reliably when the high-side supply is missing.

Communication start between the high-side and low-side of the comparator is delayed by the high-side blanking time ($t_{HS,BLK}$, a time constant implemented on the high-voltage side) to allow the voltage on the REF pin to settle, and to avoid unintentional switching of the comparator output during power-up.

Figure 6-5 through Figure 6-10 depict typical power-up and power-down scenarios.

In Figure 6-5, the low-side supply (VDD2) turns on but the high-side supply (VDD1) remains off. The output powers up in a Hi-Z state. After $t_{HS,\ FLT}$, OUT is pulled low indicating a no-power fault on the high-side.

In Figure 6-6, the high-side supply (VDD1) turns on long after the low-side supply (VDD2) turns on. The output is initially in an active-low state, see Figure 6-5. After the high-side supply is enabled, there is a duration of $t_{HS,\ STA}$ + $t_{HS,\ BLK}$ before the device assumes normal operation and the output reflects the current state of the comparator.



Figure 6-5. VDD2 Turns On, VDD1 Stays Off



Figure 6-6. VDD2 is On; VDD1 Turns On (Long Delay)

In Figure 6-7, the low-side supply (VDD2) turns on, followed by the high-side supply (VDD1) with only a short delay. The output is initially in a Hi-Z state. The high-side fault detection delay ($t_{HS,FLT}$) is shorter than the high-side blanking time ($t_{HS,BLK}$), and therefore the output is pulled low after $t_{HS,FLT}$, indicating that the high-side is not operational yet. After the high-side blanking time ($t_{HS,BLK}$) elapses, the device assumes normal operation and the output reflects the current state of the comparator.

In Figure 6-8, the high-side supply (VDD1) turns off, followed by the low-side supply (VDD2). After the high-side fault detection delay time ($t_{HS,FLT}$), the output is actively pulled low. As soon as VDD2 drops below the $VDD2_{UV}$ threshold, the output enters a Hi-Z state.



Figure 6-7. VDD2 Turns On, Followed by VDD1 (Short Delay)



Figure 6-8. VDD1 Turns Off, Followed by VDD2

In Figure 6-9, the low-side supply (VDD2) turns on after the high-side is fully powered up (the delay between VDD1 and VDD2 is greater than ($t_{HS,STA}$ + $t_{HS,BLK}$)). The output starts in a Hi-Z state. After the low-side start-up time ($t_{LS,STA}$), the device enters normal operation.

In Figure 6-10, the low-side supply (VDD2) turns off, followed by the high-side supply (VDD1). As soon as VDD2 drops below the $VDD2_{UV}$ threshold, the output enters a Hi-Z state.



Figure 6-9. VDD1 Turns On, Followed by VDD2 (Long Delay)



Figure 6-10. VDD2 Turns Off, Followed by VDD1

6.3.6 VDD1 Brownout and Power-Loss Behavior

Brownout is a condition where the VDD1 supply droops below the specified operating voltage range but the device remains functional. Power-loss is a condition where the VDD1 supply drops below a level where the device stops being functional. Depending on the duration and the voltage level, a brownout condition may or may not be noticeable at the output of the device. A power-loss condition is always signaled on the output of the isolated comparator.

Figure 6-11 through Figure 6-13 show typical brownout and power-loss scenarios.

In Figure 6-11, VDD1 droops below the undervoltage detection threshold ($VDD1_{UV}$) but recovers before the high-side-fault detection delay time ($t_{HS,FLT}$) expires. The brownout event has no effect on the comparator output.

In Figure 6-12, VDD1 droops below the undervoltage detection threshold ($VDD1_{UV}$) for more than the high-side-fault detection delay time ($t_{HS,FLT}$). The brownout condition is detected as a fault and the output is pulled low after a delay equal to $t_{HS,FLT}$. The device resumes normal operation as soon as VDD1 recovers above the $VDD1_{UV}$ threshold.



Figure 6-11. Output Response to a Short Brownout Event on VDD1



Figure 6-12. Output Response to a Long Brownout Event on VDD1

In Figure 6-13, VDD1 droops below the power-on-reset (POR) threshold ($VDD1_{POR}$). The power-loss condition is detected as a fault and the output is pulled low after a delay equal to $t_{HS,FLT}$. The device resumes normal operation after a delay equal to $t_{HS,STA}$ + $t_{HS,BLK}$ after VDD1 recovers above the $VDD1_{UV}$ threshold.



Figure 6-13. Output Response to a Power-Loss Event on VDD1

6.4 Device Functional Modes

The AMC21C12 is operational when the power supplies VDD1 and VDD2 are applied, as specified in the *Recommended Operating Conditions* table.

Both comparators on the high-side function together as one window comparator when the voltage on the REF pin is below the V_{MSEL} threshold. If the voltage on the REF pin exceeds the V_{MSEL} threshold, the negative comparator (Cmp0) is disabled and Cmp1 functions as a single positive comparator with increased hysteresis, as described in the *Reference Input* section.

The device has two output operating modes that are selected based on the LATCH input pin setting: transparent mode and latch mode. These modes affect how the OUT pin responds to the changing input signal conditions. See the *Open-Drain Digital Output* section for details.

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

With low response time, high common-mode transient immunity (CMTI), and a galvanic isolation barrier, the AMC21C12 is designed to provide fast and reliable overcurrent and overvoltage detection in harsh and noisy environments.

7.2 Typical Applications

7.2.1 Overcurrent Detection

DC link overcurrent detection is a common requirement in DC/DC converter and motor-control applications and, as shown in Figure 7-1, can be implemented with an AMC21C12 isolated window comparator.



Figure 7-1. Using the AMC21C12 for Overcurrent Detection

The load current flowing through an external shunt resistor RSHUNT produces a voltage drop that is compared against the overcurrent detection threshold, set by the external resistor R1. The AMC21C12 signals the overcurrent event by pulling down the open-drain output OUT whenever the voltage drop across the shunt resistor exceeds the threshold value (V_{REF}) in either positive or negative direction.

The integrated low-dropout (LDO) regulator on the high-side allows direct connection of the VDD1 input to a commonly used gate-driver supply. The fast response time and high common-mode transient immunity (CMTI) of the AMC21C12 provide reliable and accurate operation in high-noise environments.

7.2.1.1 Design Requirements

Table 7-1 lists the parameters for the application example in Figure 7-1.

Table 7-1. Design Requirements

PARAMETER	VALUE
High-side supply voltage	3 V to 27 V
Low-side supply voltage	2.7 V to 5.5 V
Maximum peak motor current	±25 A
Overcurrent detection threshold	±20 A
Voltage drop across shunt resistor at peak motor current	±250 mV
Shunt-resistor value	10 mΩ

7.2.1.2 Detailed Design Procedure

The value of the shunt resistor in this example is 10 mΩ and is determined by the target voltage drop at peak motor current (±250 mV at ±25 A). The ±250 mV is an arbitrary value but aligns well with the linear input voltage range of isolated current sensing amplifiers that can be used to measure the current across the same shunt resistor.

At the desired 20-A overcurrent detection level, the voltage drop across the shunt resistor is 10 mΩ × 20 A = 200 mV. The positive-going trip threshold of the window comparator is V_{REF} + V_{HYS}, where V_{HYS} is 4 mV, as specified in the *Electrical Characteristics* table, and V_{REF} is the voltage across R1 that is connected between the REF and GND1 pins. R1 is calculated as (V_{TRIP} – V_{HYS}) / I_{REF} = (200 mV – 4 mV) / 100 µA = 1.96 kΩ and matches a value from the E96 series (1% accuracy).

A 10-Ω, 1-nF RC filter (R5, C6) is placed at the input of the comparator to filter the input signal and reduce noise sensitivity. This filter adds 10 Ω × 1 nF = 10 ns of propagation delay that must be considered when calculating the overall response time of the protection circuit. Larger filter constants are preferable to increase noise immunity if the system can tolerate the additional delay.

Table 7-2 summarizes the key parameters of the design.

Table 7-2. Overcurrent Detection Design Example

PARAMETER	VALUE
Reference resistor value (R1)	1.96 kΩ
Reference capacitor value (C5)	100 nF
Reference voltage	196 mV
Reference voltage settling time at power-up(1)	470 µs
Overcurrent trip threshold (rising)	200 mV / 20.0 A
Overcurrent trip threshold (falling)	196 mV / 19.6 A

(1) Settling time to 90% of final value. Determined by simulation. Settling time must be considered during power-up, as explained in the *Reference Input* section.

7.2.1.3 Application Curves

Figure 7-2 shows the typical response of the AMC21C12 to a bipolar, triangular input waveform with an amplitude of 720 mV_{PP}. The output (OUT) switches when VIN crosses the ±250-mV level determined by the REF pin voltage that is biased to 250 mV in this example.



Figure 7-2. Output Response of the AMC21C12 to a Triangular Input Waveform

The integrated LDO of the AMC21C12 greatly relaxes the power-supply requirements on the high-voltage side and allows powering the device from non-regulated transformer, charge pump, and bootstrap supplies. As given by the following images, the internal LDO provides a stable operating voltage to the internal circuitry, allowing the trip thresholds to remain mostly undisturbed even at ripple voltages of 2 V_{PP} and higher.



Figure 7-3. Trip Threshold Sensitivity to VDD1 Ripple Voltage (Cmp0, f_{RIPPLE} = 10 kHz)



Figure 7-4. Trip Threshold Sensitivity to VDD1 Ripple Voltage (Cmp1, f_{RIPPLE} = 10 kHz)

7.2.2 Overvoltage Detection

Figure 7-5 shows the AMC21C12 in a typical application of monitoring a 48-V supply to check if the output is above or below the power-good threshold.

The voltage divider (R5 and R6) is sized to trip the isolated comparator whenever the 48-V power supply exceeds the power-good threshold.



Figure 7-5. Using the AMC21C12 to Monitor a 48-V Supply

7.2.2.1 Design Requirements

Table 7-3 lists the parameters for the application example in Figure 7-5.

Table 7-3. Design Requirements

PARAMETER	VALUE
Low-side supply voltage	3 V to 5.5 V
Power-good threshold of the 48-V supply	38 V
Current through resistive divider (R5 + R6) at nominal supply voltage (48 V)	500 µA
Comparator trip threshold (V_{TRIP})	2 V

7.2.2.2 Detailed Design Procedure

The trip threshold of the isolated comparator is determined by the external resistor R1 and the internal 100-µA current source of the AMC21C12. R1 is calculated as (V_{TRIP} – V_{HYS}) / I_{REF} = (2 V – 25 mV) / 100 µA = 19.75 kΩ. The comparator hysteresis voltage (V_{HYS}) is subtracted from V_{TRIP} because the comparator trips at V_{REF} + V_{HYS}, see Figure 6-1. The hysteresis value is 25 mV because the reference voltage is greater than 550 mV, as explained in the *Reference Input* section. R1 is rounded up to the next closest value in the E96 series of 20 kΩ, resulting in a trip threshold (input rising) of 2.025 V. This value is the target value for the voltage across R6 at the power-good threshold of 38 V.

The 500-µA cross-current requirement through the resistive divider (R5 and R6) at a nominal supply voltage (48 V) determines that the total impedance of the resistor divider is 48 V / 500 µA = 96 kΩ. At the target power-good threshold of 38 V, the current through the resistive divider is 38 V / 48 V × 500 µA = 395.8 µA and R6 is calculated as 2.025 V / 395.8 µA = 5.115 kΩ. The closest value in the E96 series is 4.99 kΩ. R5 is calculated as 96 kΩ – 4.99 kΩ = 91.01 kΩ. The closest value in the E96 series is 88.7 kΩ

Table 7-4 summarizes the key parameters of the design.

Table 7-4. Overvoltage and Undervoltage Detection Design Example

PARAMETER	VALUE
Reference resistor value (R1)	20.0 kΩ
R5 resistor value	88.7 kΩ
R6 resistor value	4.99 kΩ
Reference voltage (V_{REF})	2000 mV
Reference voltage settling time at power-up(1)	4.6 ms
Power-good trip threshold (rising)	38.0 V
Power-good trip threshold (falling)	37.5 V

(1) Settling time to 90% of final value. Determined by simulation. Settling time must be considered during power-up, as explained in the *Reference Input* section.

7.2.2.3 Application Curves

The *Application Curves* in the *Overcurrent Detection* section are also applicable for this application.

7.3 Best Design Practices

Keep the connection between the low-side of the sense resistor and the GND1 pin of the AMC21C12 short and low impedance. Any voltage drop in the ground line adds error to the voltage sensed at the input of the comparator and leads to inaccuracies in the trip thresholds.

For best common-mode transient immunity, place the filter capacitor C5 as closely to the REF pin as possible as illustrated in Figure 7-7. Use a low value pullup resistor (<10 kΩ) on the open-drain output, as explained in the *Open-Drain Digital Output* section, to minimize the effect of capacitive coupling on the open-drain signal line during a common-mode transient event.

Do not exceed the 300-mV V_{REF} limit specified in the *Recommended Operating Conditions* table for bidirectional current-sensing applications. Do not operate the device with the REF pin biased close to the V_{MSEL} threshold (450-mV to 600-mV range) to avoid dynamic switching of the Cmp0 hysteresis as explained in the *Reference Input* section.

The AMC21C12 provides a limited 200-µs blanking time ($t_{HS,BLK}$) to allow the reference voltage (V_{REF}) to settle during start up. For many applications, the reference voltage takes longer to settle than the 200-µs blanking time and the output of the comparator can possibly glitch during system start up as described in Figure 6-2. Consider the reference voltage settling time in the overall system start-up design.

7.4 Power Supply Recommendations

The AMC21C12 does not require any specific power-up sequencing. The high-side power supply (VDD1) is decoupled with a low-ESR, 100-nF capacitor (C1) parallel to a low-ESR, 1-µF capacitor (C2). The low-side power supply (VDD2) is equally decoupled with a low-ESR, 100-nF capacitor (C3) parallel to a low-ESR, 1-µF capacitor (C4). Place all four capacitors (C1, C2, C3, and C4) as close to the device as possible. Figure 7-6 shows a decoupling schematic for the AMC21C12.

For high VDD1 supply voltages (>5.5 V) place a 10-Ω resistor (R4) in series with the VDD1 power supply for additional filtering.



Figure 7-6. Decoupling of the AMC21C12

Capacitors must provide adequate effective capacitance under the applicable DC bias conditions experienced in the application. Multilayer ceramic capacitors (MLCCs) typically exhibit only a fraction of the nominal capacitance under real-world conditions and this factor must be taken into consideration when selecting these capacitors. This problem is especially acute in low-profile capacitors, in which the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.

7.5 Layout

7.5.1 Layout Guidelines

Figure 7-7 shows a layout recommendation with the critical placement of the decoupling capacitors (as close as possible to the AMC21C12 supply pins) and placement of the other components required by the device.

7.5.2 Layout Example



Figure 7-7. Recommended Layout of the AMC21C12

8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, *Isolation Glossary* application note
- Texas Instruments, *Semiconductor and IC Package Thermal Metrics* application note
- Texas Instruments, *ISO72x Digital Isolator Magnetic-Field Immunity* application note
- Texas Instruments, *Isolated Amplifier Voltage Sensing Excel Calculator* design tool

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary	This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (September 2023) to Revision A (December 2023)	Page
• Changed document status from *Advance Information* to *Production Data*	1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
AMC21C12DENR	Active	Production	VSON (DEN) | 8	1000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	C21C12
AMC21C12DENR.A	Active	Production	VSON (DEN) | 8	1000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	C21C12
AMC21C12DENR.B	Active	Production	VSON (DEN) | 8	1000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	C21C12

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC21C12DENR	VSON	DEN	8	1000	330.0	12.4	3.0	3.8	1.2	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC21C12DENR	VSON	DEN	8	1000	346.0	346.0	33.0

PACKAGE OUTLINE

DEN0008A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



NON SOLDER MASK DEFINED (PREFERRED)

SOLDER MASK DEFINED

SOLDER MASK DETAILS

4228971/B 12/2023

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 20X

PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
PADS 9 & 10: 77%

4228971/B 12/2023

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265