



# Quad Digital Filter for 2nd-Order Delta-Sigma Modulator

# **FEATURES**

www.ti.com


- Four Independently-Programmable Digital Filters
- Four Window Comparators
- Three Parallel and One Serial Interface
- Comprehensive Interrupt System
- Programmable Input Configuration
- Carrier Frequency Generator for Resolver Applications

# **APPLICATIONS**

- Current Measurement
- Resolver Decoding

# DESCRIPTION

The AMC1210 is a four-channel digital filter designed specifically for current measurement and resolver position decoding in motor control applications. Each input can receive an independent delta-sigma ( $\Delta\Sigma$ ) modulator bit stream. The bit streams are processed by four individually-programmable digital decimation filters. The AMC1210 also offers a flexible interface and a comprehensive interrupt unit, allowing customized digital functionality and immediate digital threshold comparisons for over-current monitoring.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners. 18a



www.ti.com

#### SBAS372D-APRIL 2006-REVISED MAY 2009

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
AMC1210	QFN-40	RHA	–40°C to +125°C	AMC1210I	AMC1210IRHAT	Tape and Reel, 250
AIVIC 1210	QFN-40	КПА	-40 C 10 +125 C	AIVIC 12101	AMC1210IRHAR	Tape and Reel, 2500

## **ORDERING INFORMATION**<sup>(1)</sup>

For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

## **ABSOLUTE MAXIMUM RATINGS**

Over operating free-air temperature range, unless otherwise noted.<sup>(1)</sup>

	AMC1210	UNIT
Supply voltage, all supplies (AVDD, BVDD, CVDD, DVDD) to GND	-0.3 to +6	V
Digital input to GND	GND – 0.3 to BVDD + 0.3	V
Ground voltage difference, AGND to GND	±0.3	V
Input current to any pin except supply pins	-10 to +10	mA
Power dissipation	See Dissipation Ratir	ngs Table
Operating virtual junction temperature range, $T_J$	-40 to +150	°C
Operating free-air temperature range, T <sub>A</sub>	-40 to +125	°C
Storage temperature range, T <sub>STG</sub>	-65 to +150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the Electrical Characteristics is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATINGS**

PACKAGE	T <sub>A</sub> ≤ +25°C	DERATING FACTOR	T <sub>A</sub> = +70°C	T <sub>A</sub> = +85°C	T <sub>A</sub> = +125°C
	POWER RATING	ABOVE T <sub>A</sub> = +25°C	POWER RATING	POWER RATING	POWER RATING
RHA <sup>(1)</sup>	3787mW	30.3mW/°C	2424mW	1969mW	758mW

(1) The thermal resistance (junction-to-ambient) of the RHA package is 32°C/W.



#### **ELECTRICAL CHARACTERISTICS**

At -40°C to +125°C, AVDD, CVDD, DVDD = 5V, and BVDD = 2.7V, unless otherwise noted. The following condition must be true on the supplies:  $CVDD \ge DVDD \ge BVDD$ .

		AMC1210			
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL INPUT/OUTPUT					
Logic levels:			CMOS		
V <sub>OH</sub>	BVDD = 2.7	2.4			V
	BVDD = 5.0	4.44			V
V <sub>OL</sub>	BVDD = 2.7			0.4	V
	BVDD = 5.0			0.5	V
V <sub>IH</sub>		0.7BVDD			V
V <sub>IL</sub>				0.3BVDD	V
System clock frequency	Pin 'CLK'			90	MHz
Modulator clock frequency	Pins CLK1, CLK2, CLK3, CLK4 Mode = 0			22	MHz
SPI interface clock frequency	Pin WR, option 1			25	MHz
SPI interface clock frequency	Pin WR, option 2			40	MHz
Parallel interface read/write frequency	Pin CS			22	MHz
POWER-SUPPLY REQUIREMENTS					
Power-supply voltage, pin AVDD		4.5		5.5	
Power-supply voltage, pins CVDD and DVDD	$CVDD \ge DVDD \ge BVDD$	3.0		5.5	V
Power-supply voltage, pin BVDD	$CVDD \ge DVDD \ge BVDD$	2.4		5.5	V
Total power <sup>(1)</sup>	All supplies = $5V$		24.5		mW
Power-supply current	One filter module <sup>(2)</sup>		260		μA/MHz
Power-supply current	Four filter modules <sup>(2)</sup>		850		μA/MHz
	SPI interface		78		μA/MHz
	Parallel interface <sup>(3)</sup>		83		μA/MHz
	Signal generator		140		μA/MHz
SIGNAL GENERATOR OUTPUT					
V <sub>OH</sub>	$R_{LOAD} = 50\Omega$ , bit HPE = 1	4.60	4.73		V
V <sub>OL</sub>	$R_{LOAD} = 50\Omega$ , bit HPE = 1		0.26	0.4	V
V <sub>OH</sub>	$R_{LOAD} = 500\Omega$ , bit HPE = 0	4.60	4.73		V
V <sub>OL</sub>	$R_{LOAD} = 500\Omega$ , bit HPE = 0		0.26	0.4	V


 Power consumption with two filter modules functioning, both set to Sinc<sup>3</sup>, SOSR = 256.
 The filter module is configured with the comparator unit filter set to Sinc<sup>3</sup>, COSR = 32 and the sinc unit filter set to Sinc<sup>3</sup> structure and SOSR = 256.

(3) All three modes.

Texas Instruments

www.ti.com

SBAS372D-APRIL 2006-REVISED MAY 2009



(1) The thermal pad is internally connected to the substrate. This pad can be connected to the analog ground or left floating. Keep the thermal pad separate from the digital ground, if possible.

Texas **INSTRUMENTS** 

SBAS372D-APRIL 2006-REVISED MAY 2009

www.ti.com

#### **Table 1. TERMINAL FUNCTIONS**

NO.         NAME         V/O         DESCRIPTION           1         CVDD         Modulator side supply <sup>(1)</sup>	TER	MINAL		
2IN1InputData input from Modulator 13CLK1BidirectionalClock from/to Modulator 14IN2InputData input from Modulator 25CLK2BidirectionalClock from/to Modulator 36IN3InputData input from Modulator 37CLK3BidirectionalClock from/to Modulator 49CLK4BidirectionalClock from/to Modulator 410AVDDSignal generator supply11PVMM1OutputSignal generator output12PVM2OutputSignal generator output (inverted)13AGNDSignal generator output (inverted)14DVDDCore supply15GNDGround16CLKInput17SH1Input18SH2Input19ACKOutput19ACKOutput19ACKOutput21ADPBidirectional22AD6Bidirectional23AD5Bidirectional24AD4Bidirectional25AD3Bidirectional26AD2Bidirectional27AD1Bidirectional28AD3Bidirectional29GNDGround21AD4Bidirectional22AD6Bidirectional23AD5Bidirectional24AD4Bidirectional25AD3Bidirectional <t< th=""><th>NO.</th><th>NAME</th><th>I/O</th><th>DESCRIPTION</th></t<>	NO.	NAME	I/O	DESCRIPTION
2IN1InputData input from Modulator 13CLK1BidirectionalClock from/to Modulator 14IN2InputData input from Modulator 25CLK2BidirectionalClock from/to Modulator 36IN3InputData input from Modulator 37CLK3BidirectionalClock from/to Modulator 49CLK4BidirectionalClock from/to Modulator 410AVDDSignal generator supply11PVMM1OutputSignal generator output12PVM2OutputSignal generator output (inverted)13AGNDSignal generator output (inverted)14DVDDCore supply15GNDGround16CLKInput17SH1Input18SH2Input19ACKOutput19ACKOutput19ACKOutput21ADPBidirectional22AD6Bidirectional23AD5Bidirectional24AD4Bidirectional25AD3Bidirectional26AD2Bidirectional27AD1Bidirectional28AD3Bidirectional29GNDGround21AD4Bidirectional22AD6Bidirectional23AD5Bidirectional24AD4Bidirectional25AD3Bidirectional <t< td=""><td>1</td><td>CVDD</td><td></td><td>Modulator side supply<sup>(1)</sup></td></t<>	1	CVDD		Modulator side supply <sup>(1)</sup>
4     IN2     Input     Data input from Modulator 2       5     CLK2     Bidfrectional     Clock from/ko Modulator 3       7     CLK3     Bidfrectional     Clock from/ko Modulator 3       8     IN4     Input     Data input from Modulator 4       9     CLK4     Bidfrectional     Clock from/ko Modulator 4       10     AVDD     Signal generator supply       11     PWM2     Output     Signal generator output       12     PWM2     Output     Signal generator output       13     AGDD     Signal generator output (inverted)       14     DVDD     Core supply       15     GND     Ground       16     CLK     Input       17     SH1     Input       18     SH2     Input       19     ACK     Output       10     ACK     Output       11     Input     Second asynchronous sample-and-hold       11     PUD     Core supply       12     Input     Bidrectional       13     ADS     Bidrectional       14     Dypt     Acknowledge signal       20     INT     Output       18     Bidrectional     Data bus bit 7 (most significant bit)       21     ADS<	2	IN1	Input	
5         CLK2         Bidirectional         Clock from/to Modulator 2           6         IN3         Input         Data input from Modulator 3           7         CLK3         Bidirectional         Clock from/to Modulator 4           9         CLK4         Bidirectional         Clock from/to Modulator 4           10         AVDD         Signal generator supply           11         PWM2         Output         Signal generator output           12         PVM2         Output         Signal generator output (inverted)           13         AGND         Ground         Ground           14         DVDD         Core supply         Ground           15         GND         Ground         Ground           18         SH2         Input         System clock           17         SH1         Input         System clock           18         SH2         Input         Bidirectional           20         INT         Output         Interrupt signal           21         AD7         Bidirectional         Data bus bit 5           22         AD6         Bidirectional         Data bus bit 5           23         AD5         Bidirectional         Data bus bit 5	3	CLK1	Bidirectional	Clock from/to Modulator 1
6     IN3     Input     Data input from Modulator 3       7     CLK3     Bidfrectional     Clock from/ko Modulator 4       9     CLK4     Bidfrectional     Clock from/ko Modulator 4       10     AVDD     Signal generator supply       11     PVM1     Output     Signal generator output       12     PVM2     Output     Signal generator output (inverted)       13     AGND     Signal generator ground       14     DVDD     Core supply       15     GND     Ground       16     CLK     Input       17     SH1     Input       18     SH2     Input       19     ACK     Output       10     ADYD     Ground       11     Input     System clock       117     SH1     Input       18     SH2     Input       20     NT     Output       19     ACK     Output       21     AD7     Bidirectional       22     AD6     Bidirectional       23     AD5     Bidirectional       24     AD4     Bidirectional       25     AD3     Bidirectional       26     AD2     Bidirectional       27     AD1 <td>4</td> <td>IN2</td> <td>Input</td> <td>Data input from Modulator 2</td>	4	IN2	Input	Data input from Modulator 2
7       CLK3       Bidirectional       Clock from/to Modulator 3         8       IN4       Input       Data input from Modulator 4         9       CLK4       Bidirectional       Clock from/to Modulator 4         10       AVDD       Signal generator supply         11       PWM1       Output       Signal generator output (inverted)         12       PWM2       Output       Signal generator output (inverted)         13       AGND       Signal generator ground         14       DVDD       Core supply         15       GND       Ground         16       CLK       Input       Second asynchronous sample-and-hold         18       SH2       Input       Second asynchronous sample-and-hold         19       ACK       Output       Interrupt signal         21       AD7       Bidirectional       Data bus bit 7 (most significant bit)         22       AD5       Bidirectional       Data bus bit 3         23       AD5       Bidirectional       Data bus bit 2         24       AD4       Bidirectional       Data bus bit 2         25       AD3       Bidirectional       Data bus bit 3         26       AD2       Bidirectional       Da	5	CLK2	Bidirectional	Clock from/to Modulator 2
8         IN4         Input         Data input from Modulator 4           9         CLK4         Bidirectional         Clock from/to Modulator 4           10         AVDD         Signal generator supply           11         PWM2         Output         Signal generator output           12         PWM2         Output         Signal generator output           13         AGND         Signal generator output         (inverted)           14         DVDD         Core supply         Core supply           15         GND         Ground         Ground           16         CLK         Input         System clock           17         SH1         Input         Second asynchronous sample-and-hold           18         SH2         Input         Second asynchronous sample-and-hold           20         INT         Output         Interrupt signal           21         AD7         Bidirectional         Data bus bit 7 (most significant bit)           22         AD6         Bidirectional         Data bus bit 5           23         AD5         Bidirectional         Data bus bit 5           24         AD4         Bidirectional         Data bus bit 1           25         AD3	6	IN3	Input	Data input from Modulator 3
9         CLK4         Bidirectional         Clock from/to Modulator 4           10         AVDD         Signal generator supply           11         PVMM1         Output         Signal generator output           12         PVMM2         Output         Signal generator output (inverted)           13         AGND         Signal generator output (inverted)           14         DVDD         Core supply           15         GND         Ground           16         CLK         Input         System clock           17         SH1         Input         Second asynchronous sample-and-hold           18         SH2         Input         Second asynchronous sample-and-hold           19         ACK         Output         Acknowledge signal           20         INT         Output         Acknowledge signal           21         AD6         Bidirectional         Data bus bit 7 (most significant bit)           22         AD6         Bidirectional         Data bus bit 3           24         AD4         Bidirectional         Data bus bit 3           25         AD3         Bidirectional         Data bus bit 3           26         AD2         Bidirectional         Data bus bit 1	7	CLK3	Bidirectional	Clock from/to Modulator 3
10AVDDSignal generator supply11PVM1OutputSignal generator output12PVM2OutputSignal generator output (inverted)13AGNDSignal generator ground14DVDDCore supply15GNDGround16CLKInput17SH1Input18SH2Input20INTOutput21AD7BidirectionalData bus bit 7 (most significant bit)22AD623AD5BidirectionalData bus bit 524AD425AD38idirectionalData bus bit 326AD227AD1BidirectionalData bus bit 128AD030BVDD31WR31WR33CSMDInput34ALE35M036M137RST38DVDD39DVDD39DVDD39DVDD34ALE39DVDD39DVDD31Cre supply	8	IN4	Input	Data input from Modulator 4
11     PWM1     Output     Signal generator output       12     PWM2     Output     Signal generator output (inverted)       13     AGND     Signal generator ground       14     DVDD     Core supply       15     GND     Ground       16     CLK     Input     System clock       17     SH1     Input     First asynchronous sample-and-hold       18     SH2     Input     Second asynchronous sample-and-hold       19     ACK     Output     Interrupt signal       20     INT     Output     Interrupt signal       21     AD7     Bidirectional     Data bus bit 7 (most significant bit)       22     AD6     Bidirectional     Data bus bit 5       23     AD5     Bidirectional     Data bus bit 5       24     AD4     Bidirectional     Data bus bit 2       27     AD1     Bidirectional     Data bus bit 2       27     AD1     Bidirectional     Data bus bit 0 (least significant bit) <sup>(2)</sup> 29     GND     Controller side signal <sup>(2)</sup> 30     BVDD     Controller side significant bit) <sup>(2)</sup> 31     WR     Input     Write signal <sup>(2)</sup> 33     GS     Input     Read signal <sup>(2)</sup> 34 <td>9</td> <td>CLK4</td> <td>Bidirectional</td> <td>Clock from/to Modulator 4</td>	9	CLK4	Bidirectional	Clock from/to Modulator 4
12       PWM2       Output       Signal generator output (inverted)         13       AGND       Signal generator ground         14       DVDD       Core supply         15       GND       Ground         16       CLK       Input       System clock         17       SH1       Input       First asynchronous sample-and-hold         18       SH2       Input       Second asynchronous sample-and-hold         19       ACK       Output       Acknowledge signal         20       INT       Output       Acknowledge signal         21       AD7       Bidirectional       Data bus bit 7 (most significant bit)         22       AD6       Bidirectional       Data bus bit 5         23       AD5       Bidirectional       Data bus bit 4         25       AD3       Bidirectional       Data bus bit 1         28       AD0       Bidirectional       Data bus bit 1         28       AD0       Bidirectional       Data bus bit 1         29       GND       Ground       Ground         30       BVDD       Controller side supply <sup>(3)</sup> 31       WR       Input       Write signal <sup>(2)</sup> 33       CS </td <td>10</td> <td>AVDD</td> <td></td> <td>Signal generator supply</td>	10	AVDD		Signal generator supply
13       AGND       Signal generator ground         14       DVDD       Core supply         15       GND       Ground         16       CLK       Input       System clock         17       SH1       Input       System clock         18       SH2       Input       Second asynchronous sample-and-hold         19       ACK       Output       Acknowledge signal         20       INT       Output       Interrupt signal         21       AD7       Bidirectional       Data bus bit 7 (most significant bit)         22       AD6       Bidirectional       Data bus bit 5         23       AD5       Bidirectional       Data bus bit 3         26       AD2       Bidirectional       Data bus bit 3         26       AD2       Bidirectional       Data bus bit 1         28       AD0       Bidirectional       Data bus bit 1         28       AD0       Bidirectional       Data bus bit 0 (least significant bit) <sup>(2)</sup> 30       BVDD       Controller side supply <sup>(3)</sup> 31       WR       Input       Write signal <sup>(2)</sup> 32       RD       Input       Read signal <sup>(2)</sup> 33       CS <td>11</td> <td>PWM1</td> <td>Output</td> <td>Signal generator output</td>	11	PWM1	Output	Signal generator output
14DVDDCore supply15GNDGround16CLKInputSystem clock17SH1InputFirst asynchronous sample-and-hold18SH2InputSecond asynchronous sample-and-hold19ACKOutputAcknowledge signal20INTOutputInterrupt signal21AD7BidirectionalData bus bit 7 (most significant bit)22AD6BidirectionalData bus bit 523AD5BidirectionalData bus bit 524AD4BidirectionalData bus bit 326AD2BidirectionalData bus bit 326AD2BidirectionalData bus bit 128AD0BidirectionalData bus bit 129GNDGroundGoround30BVDDController side supply <sup>(3)</sup> 31WRInput32RDInput33CSInput34ALEInput35M0Input36M1Input37RSTInput38TEInput39DVDDCore supply	12	PWM2	Output	Signal generator output (inverted)
15GNDGround16CLKInputSystem clock17SH1InputFirst asynchronous sample-and-hold18SH2InputSecond asynchronous sample-and-hold19ACKOutputAcknowledge signal20INTOutputInterrupt signal21AD7BidirectionalData bus bit 7 (most significant bit)22AD6BidirectionalData bus bit 623AD5BidirectionalData bus bit 524AD4BidirectionalData bus bit 326AD2BidirectionalData bus bit 227AD1BidirectionalData bus bit 128AD0BidirectionalData bus bit 0 (least significant bit) <sup>(2)</sup> 29GNDGround30BVDDController side supply <sup>(3)</sup> 31WRInputKrie signal <sup>(2)</sup> 33CSInputChip select signal <sup>(2)</sup> 34ALEInputKries slapal <sup>(2)</sup> 35M0InputFirst mode pin36M1InputSecond mode pin37RSTInputActive-low asynchronous reset38TEInputFor factory test only; must be tied to ground39DVDDCore supply	13	AGND		Signal generator ground
16CLKInputSystem clock17SH1InputFirst asynchronous sample-and-hold18SH2InputSecond asynchronous sample-and-hold19ACKOutputAcknowledge signal20INTOutputInterrupt signal21AD7BidirectionalData bus bit 7 (most significant bit)22AD6BidirectionalData bus bit 523AD5BidirectionalData bus bit 524AD4BidirectionalData bus bit 325AD3BidirectionalData bus bit 226AD2BidirectionalData bus bit 128AD0BidirectionalData bus bit 0 (least significant bit) <sup>(2)</sup> 29GNDController side supply <sup>(3)</sup> 31WRInputWrite signal <sup>(2)</sup> 33CSInputRead signal <sup>(2)</sup> 34ALEInputKoders signal <sup>(2)</sup> 35M0InputFirst mode pin36M1InputSecond mode pin37RSTInputActive-low asynchronous reset38TEInputFor factory test only; must be tied to ground39DVDDCore supply	14	DVDD		Core supply
17SH1InputFirst asynchronous sample-and-hold18SH2InputSecond asynchronous sample-and-hold19ACKOutputAcknowledge signal20INTOutputInterrupt signal21AD7BidirectionalData bus bit 7 (most significant bit)22AD6BidirectionalData bus bit 623AD5BidirectionalData bus bit 524AD4BidirectionalData bus bit 325AD3BidirectionalData bus bit 226AD2BidirectionalData bus bit 128AD0BidirectionalData bus bit 0 (least significant bit) <sup>(2)</sup> 29GNDGround30BVDDController side supply <sup>(3)</sup> 31WRInputWrite signal <sup>(2)</sup> 33CSInputRead signal <sup>(2)</sup> 34ALEInputAddress latch enable <sup>(2)</sup> 35M0InputFirst asynchronous reset37RSTInputFor factory test only; must be tied to ground39DVDDCore supply	15	GND		Ground
18SH2InputSecond asynchronous sample-and-hold19ACKOutputAcknowledge signal20INTOutputInterrupt signal21AD7BidirectionalData bus bit 7 (most significant bit)22AD6BidirectionalData bus bit 623AD5BidirectionalData bus bit 524AD4BidirectionalData bus bit 524AD4BidirectionalData bus bit 325AD3BidirectionalData bus bit 227AD1BidirectionalData bus bit 128AD0BidirectionalData bus bit 0 (least significant bit) <sup>(2)</sup> 29GNDGround30BVDDController side supply <sup>(3)</sup> 31WRInputWrite signal <sup>(2)</sup> 33CSInputRead signal <sup>(2)</sup> 34ALEInputAddress latch enable <sup>(2)</sup> 35M0InputFirst mode pin36M1InputSecond mode pin37RSTInputActive-Iow asynchronous reset38TEInputFor factory test only; must be tied to ground39DVDDCore supply	16	CLK	Input	System clock
19ACKOutputAcknowledge signal20INTOutputInterrupt signal21AD7BidirectionalData bus bit 7 (most significant bit)22AD6BidirectionalData bus bit 623AD5BidirectionalData bus bit 524AD4BidirectionalData bus bit 325AD3BidirectionalData bus bit 226AD2BidirectionalData bus bit 227AD1BidirectionalData bus bit 0 (least significant bit)(2)28AD0BidirectionalData bus bit 0 (least significant bit)(2)29GNDGround30BVDDController side supply(3)31WRInput33CSInput34ALEInput35M0Input36M1Input37RSTInput38TEInput39DVDDCore supply	17	SH1	Input	First asynchronous sample-and-hold
20INTOutputInterrupt signal21AD7BidirectionalData bus bit 7 (most significant bit)22AD6BidirectionalData bus bit 623AD5BidirectionalData bus bit 524AD4BidirectionalData bus bit 425AD3BidirectionalData bus bit 326AD2BidirectionalData bus bit 128AD0BidirectionalData bus bit 0 (least significant bit) <sup>(2)</sup> 29GNDGround30BVDDController side supply <sup>(3)</sup> 31WRInput33CSInput34ALEInput35M0Input36M1Input37RSTInput38TEInput39DVDDCore supply	18	SH2	Input	Second asynchronous sample-and-hold
21AD7Bidirectional BidirectionalData bus bit 7 (most significant bit)22AD6BidirectionalData bus bit 623AD5BidirectionalData bus bit 524AD4BidirectionalData bus bit 425AD3BidirectionalData bus bit 326AD2BidirectionalData bus bit 227AD1BidirectionalData bus bit 128AD0BidirectionalData bus bit 0 (least significant bit)(2)29GNDGround30BVDDController side supply(3)31WRInput32RDInput33CSInput34ALEInput35M0Input36M1Input37RSTInput38TEInput39DVDDCore supply	19	ACK	Output	Acknowledge signal
22AD6BidirectionalData bus bit 623AD5BidirectionalData bus bit 524AD4BidirectionalData bus bit 425AD3BidirectionalData bus bit 326AD2BidirectionalData bus bit 227AD1BidirectionalData bus bit 128AD0BidirectionalData bus bit 0 (least significant bit) <sup>(2)</sup> 29GNDGround30BVDDController side supply <sup>(3)</sup> 31WRInput33CSInput34ALEInput35M0Input36M1Input37RSTInput38TEInput39DVDDCore supply	20	INT	Output	Interrupt signal
23AD5BidirectionalData bus bit 524AD4BidirectionalData bus bit 425AD3BidirectionalData bus bit 326AD2BidirectionalData bus bit 227AD1BidirectionalData bus bit 128AD0BidirectionalData bus bit 0 (least significant bit) <sup>(2)</sup> 29GNDGround30BVDDController side supply <sup>(3)</sup> 31WRInput32RDInput33CSInput34ALEInput35M0Input36M1Input37RSTInput38TEInput39DVDDCore supply	21	AD7	Bidirectional	Data bus bit 7 (most significant bit)
24AD4BidirectionalData bus bit 425AD3BidirectionalData bus bit 326AD2BidirectionalData bus bit 227AD1BidirectionalData bus bit 128AD0BidirectionalData bus bit 0 (least significant bit) <sup>(2)</sup> 29GNDGround30BVDDController side supply <sup>(3)</sup> 31WRInputWrite signal <sup>(2)</sup> 32RDInputRead signal <sup>(2)</sup> 33CSInputChip select signal <sup>(2)</sup> 34ALEInputFirst mode pin36M1InputSecond mode pin37RSTInputActive-low asynchronous reset38TEInputFor factory test only; must be tied to ground39DVDDCore supply	22	AD6	Bidirectional	Data bus bit 6
25AD3BidirectionalData bus bit 326AD2BidirectionalData bus bit 227AD1BidirectionalData bus bit 128AD0BidirectionalData bus bit 0 (least significant bit) <sup>(2)</sup> 29GNDGround30BVDDController side supply <sup>(3)</sup> 31WRInputWrite signal <sup>(2)</sup> 32RDInputRead signal <sup>(2)</sup> 33CSInputChip select signal <sup>(2)</sup> 34ALEInputAddress latch enable <sup>(2)</sup> 35M0InputFirst mode pin36M1InputSecond mode pin37RSTInputFor factory test only; must be tied to ground39DVDDCore supply	23	AD5	Bidirectional	Data bus bit 5
26AD2BidirectionalData bus bit 227AD1BidirectionalData bus bit 128AD0BidirectionalData bus bit 0 (least significant bit) <sup>(2)</sup> 29GNDGround30BVDDController side supply <sup>(3)</sup> 31WRInputWrite signal <sup>(2)</sup> 32RDInputRead signal <sup>(2)</sup> 33CSInputChip select signal <sup>(2)</sup> 34ALEInputAddress latch enable <sup>(2)</sup> 35M0InputFirst mode pin36M1InputSecond mode pin37RSTInputFor factory test only; must be tied to ground39DVDDCore supply	24	AD4	Bidirectional	Data bus bit 4
27AD1BidirectionalData bus bit 128AD0BidirectionalData bus bit 0 (least significant bit)(2)29GNDGround30BVDDController side supply(3)31WRInputWrite signal(2)32RDInputRead signal(2)33CSInputChip select signal(2)34ALEInputAddress latch enable(2)35M0InputFirst mode pin36M1InputSecond mode pin37RSTInputActive-low asynchronous reset38TEInputFor factory test only; must be tied to ground39DVDDCore supply	25	AD3	Bidirectional	Data bus bit 3
28AD0BidirectionalData bus bit 0 (least significant bit)(2)29GNDGround30BVDDController side supply31WRInputWrite signal32RDInputRead signal33CSInputChip select signal34ALEInputAddress latch enable35M0InputFirst mode pin36M1InputSecond mode pin37RSTInputActive-low asynchronous reset38TEInputFor factory test only; must be tied to ground39DVDDCore supply	26	AD2	Bidirectional	Data bus bit 2
29GNDGround30BVDDController side supply <sup>(3)</sup> 31WRInputWrite signal <sup>(2)</sup> 32RDInputRead signal <sup>(2)</sup> 33CSInputChip select signal <sup>(2)</sup> 34ALEInputAddress latch enable <sup>(2)</sup> 35M0InputFirst mode pin36M1InputSecond mode pin37RSTInputActive-low asynchronous reset38TEInputFor factory test only; must be tied to ground39DVDDCore supply	27	AD1	Bidirectional	Data bus bit 1
30BVDDController side supply31WRInputWrite signal32RDInputRead signal33CSInputChip select signal34ALEInputAddress latch enable35M0InputFirst mode pin36M1InputSecond mode pin37RSTInputActive-Iow asynchronous reset38TEInputFor factory test only; must be tied to ground39DVDDCore supply	28	AD0	Bidirectional	Data bus bit 0 (least significant bit) <sup>(2)</sup>
31WRInputWrite signal (2)32RDInputRead signal (2)33CSInputChip select signal (2)34ALEInputAddress latch enable (2)35M0InputFirst mode pin36M1InputSecond mode pin37RSTInputActive-low asynchronous reset38TEInputFor factory test only; must be tied to ground39DVDDCore supply	29	GND		Ground
32RDInputRead signal (2)33CSInputChip select signal (2)34ALEInputAddress latch enable (2)35M0InputFirst mode pin36M1InputSecond mode pin37RSTInputActive-low asynchronous reset38TEInputFor factory test only; must be tied to ground39DVDDCore supply	30	BVDD		
33 $\overline{CS}$ InputChip select signal (2)34 $\overline{ALE}$ InputAddress latch enable (2)35M0InputFirst mode pin36M1InputSecond mode pin37 $\overline{RST}$ InputActive-low asynchronous reset38TEInputFor factory test only; must be tied to ground39DVDDCore supply	31	WR	Input	Write signal <sup>(2)</sup>
34ALEInputAddress latch enable (2)35M0InputFirst mode pin36M1InputSecond mode pin37RSTInputActive-low asynchronous reset38TEInputFor factory test only; must be tied to ground39DVDDCore supply	32	RD	Input	Read signal <sup>(2)</sup>
35M0InputFirst mode pin36M1InputSecond mode pin37RSTInputActive-low asynchronous reset38TEInputFor factory test only; must be tied to ground39DVDDCore supply	33	CS	Input	Chip select signal <sup>(2)</sup>
36     M1     Input     Second mode pin       37     RST     Input     Active-low asynchronous reset       38     TE     Input     For factory test only; must be tied to ground       39     DVDD     Core supply	34	ALE	Input	Address latch enable <sup>(2)</sup>
37     RST     Input     Active-low asynchronous reset       38     TE     Input     For factory test only; must be tied to ground       39     DVDD     Core supply	35	MO	Input	First mode pin
38     TE     Input     For factory test only; must be tied to ground       39     DVDD     Core supply	36	M1	Input	Second mode pin
39 DVDD Core supply	37	RST	Input	Active-low asynchronous reset
	38	TE	Input	For factory test only; must be tied to ground
	39	DVDD		Core supply
40 GIND Ground	40	GND		Ground

The pins for the modulator side are 1 to 9. (1)

Functionality is dependent on device setup. To see a list of pin functions/names in each mode, see Table 3. The pins for the controller side are 16 to 38. (2) (3)




www.ti.com

# MODULATOR INPUT MODES

# TIMING CHARACTERISTICS

Over recommended operating free-air temperature range at  $-40^{\circ}$ C to  $+125^{\circ}$ C, DVDD = +5V, CVDD = +5V, and BVDD = +2.7V, unless otherwise noted.

	PARAMETER	MIN	MAX	UNIT
t <sub>w1</sub>	Mode 0 clock period CLKx	45	1/64th of CLK period	ns
t <sub>w2</sub>	Mode 0 clock high time CLKx	10	t <sub>w1</sub> – 10	ns
t <sub>su1</sub>	Setup time from data valid to CLKx high	5		ns
t <sub>h1</sub>	Hold time from CLKx high to data invalid	5		ns
t <sub>w3</sub>	Mode 1 clock period CLKx	90	1/128th of CLK period	ns
t <sub>w4</sub>	Mode 1 clock high time CLKx	20	t <sub>w3</sub> – 10	ns
t <sub>su2</sub>	Setup time from data valid to CLKx high or low	5		ns
t <sub>h2</sub>	Hold time from CLKx high or low to data invalid	5		ns
t <sub>w5</sub>	Mode 2 data width INx	45		ns
t <sub>w6</sub>	Mode 2 data pulse width INx	22		ns
t <sub>w7</sub>	Mode 3 clock period CLKx	22	1/32nd of CLK period	ns
t <sub>w8</sub>	Mode 3 clock high time CLKx	5	t <sub>w7</sub> – 5	ns
t <sub>su3</sub>	Setup time from data valid to any CLKx high	5		ns
t <sub>h3</sub>	Hold time from any CLKx high to data invalid	5		ns
t <sub>w9</sub>	System clock period CLK	11	10 <sup>6</sup>	ns
t <sub>w10</sub>	System clock high time CLK	3	t <sub>w9</sub> - 3	ns
t <sub>w11</sub>	Mode 3 generated clock period CLK <sub>x</sub>	t <sub>w9</sub>	$t_{w9} \times MD$ control bits	ns
t <sub>w12</sub>	Mode 3 generated high time CLKx	t <sub>w10</sub> - 2	t <sub>w10</sub> + 2	ns
t <sub>d1</sub>	Delay from system clock CLK high to generated CLKx high	0	3	ns
t <sub>d2</sub>	Delay from system clock CLK low to generated CLKx low	0	3	ns
t <sub>su4</sub>	Setup time from data valid to any CLKx high	5		ns
t <sub>h4</sub>	Hold time from any CLKx high to data invalid	5		ns



## Figure 1. Modulator Input Mode Timing



# SPI INTERFACE MODES

# TIMING CHARACTERISTICS<sup>(1)</sup>

Over recommended operating free-air temperature range at -40°C to +125°C, DVDD = +5V, and BVDD = +2.7V, unless otherwise noted.

			ion 1	Opt	ion 2	
	PARAMETER	MIN	MAX	MIN	MAX	UNIT
t <sub>c1</sub>	WR period	40		25		ns
t <sub>w1</sub>	WR HIGH or LOW time	10		10		ns
t <sub>d1</sub>	Delay time from $\overline{CS}$ falling to $\overline{WR}$ rising edge	0		0		ns
t <sub>d2</sub>	Delay time from $\overline{CS}$ falling to ADO not tristate		10		10	ns
t <sub>su1</sub>	Data setup time	5		5		ns
t <sub>h1</sub>	Input data hold time	5		5		ns
t <sub>d3</sub>	Output data delay time		24		24	ns
t <sub>d4</sub>	Enable lag time	10		10		ns
t <sub>d5</sub>	ADO disable time		10		10	ns
t <sub>w2</sub>	Sequential transfer delay	15		15		ns

(1) All input signals are specified with  $t_R = t_F = 5ns$  (10% to 90% of BVDD) and timed from a voltage level of ( $V_{IL} + V_{IH}$ )/2.




Figure 2. SPI Interface Option 1—SPI Normal Interface




Figure 3. SPI Interface Option 2—SPI Fast Interface (> 25MHz)

#### www.ti.com

# **PARALLEL MODE 1**


# TIMING CHARACTERISTICS<sup>(1)</sup>

Over recommended operating free-air temperature range at -40°C to +125°C, DVDD = +5V, and BVDD = +2.7V, unless otherwise noted.

	PARAMETER <sup>(2)</sup>	MIN	MAX	UNIT
w1	CS low width	40		ns
w2	CS high width	5		ns
d1	Delay time from $\overline{CS}$ low to $\overline{WR}$ low	3		ns
d2	Delay time from $\overline{WR}$ high to $\overline{CS}$ high	5		ns
w3	WR low width	10		ns
w4	WR high width	10		ns
su1	Setup time from ALE high to WR low	0		ns
11	Hold time from WR high to ALE low	2		ns
su2	Setup time from address valid to WR high	6		ns
12	Hold time from WR high to address invalid	5		ns
13	Delay time from CS low to RD low	0		ns
d4	Delay time from RD high to CS high	6		ns
w5	RD low width	30		ns
w6	RD high width	13		ns
d5	Delay time from RD low to data valid		30	ns
d6	Delay time from RD high to databus in tristate	0	10	ns
d7	Delay time from WR high to RD low	10		ns

All input signals are specified with  $t_R = t_F = 5ns (10\% to 90\% of BVDD)$  and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ .  $t_{w2}$  is obsolete if  $\overline{CS}$  stays low between the  $\overline{WR}$  and  $\overline{RD}$  pulses. (1)

(2)







# **PARALLEL MODE 2**

# TIMING CHARACTERISTICS<sup>(1)</sup>

Over recommended operating free-air temperature range at -40°C to +125°C, DVDD = +5V, and BVDD = +2.7V, unless otherwise noted.

	PARAMETER <sup>(2)</sup>	MIN MAX	UNIT
t <sub>w1</sub>	CS low width	40	ns
t <sub>w2</sub>	CS high width	5	ns
t <sub>d1</sub>	Delay time from ALE low to CS high	5	ns
t <sub>d2</sub>	Delay time from $\overline{WR}$ high to $\overline{CS}$ high	5	ns
t <sub>d3</sub>	Delay time from CS low to WR low	3	ns
t <sub>w3</sub>	WR low width	10	ns
t <sub>w4</sub>	WR high width	10	ns
t <sub>w5</sub>	ALE high width	10	ns
t <sub>d4</sub>	Delay time from ALE low to WR low	10	ns
t <sub>su1</sub>	Setup time from address valid to ALE low	6	ns
t <sub>h1</sub>	Hold time from ALE low to address invalid	5	ns
t <sub>d5</sub>	Delay time from CS low to RD low	0	ns
t <sub>su2</sub>	Setup time from data valid to WR high	6	ns
t <sub>h2</sub>	Hold time from WR high to data invalid	5	ns
t <sub>d6</sub>	Delay time from $\overline{RD}$ high to $\overline{CS}$ high	6	ns
t <sub>w6</sub>	RD low width	30	ns
t <sub>w7</sub>	RD high width	13	ns
t <sub>d7</sub>	Delay time from RD low to data valid	30	ns
t <sub>d8</sub>	Delay time from RD high to databus in tristate	0 10	ns
t <sub>d9</sub>	Delay time from ALE low to RD low	10	ns

All input signals are specified with  $t_R = t_F = 5ns (10\% \text{ to } 90\% \text{ of BVDD})$  and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ .  $t_{w2}$  is obsolete if CS stays low between the WR, RD and ALE pulses. (1)

(2)




Figure 5. Parallel Mode 2 Timing




# **PARALLEL MODE 3**

#### TIMING CHARACTERISTICS<sup>(1)</sup>

Over recommended operating free-air temperature range at -40°C to +125°C, DVDD = +5V, and BVDD = +2.7V, unless otherwise noted.

	PARAMETER <sup>(2)</sup>	MIN	МАХ	UNIT
t <sub>w1</sub>	CS low width	40		ns
t <sub>w2</sub>	CS high width	5		ns
t <sub>d1</sub>	Delay time from $\overline{WR}$ low to $\overline{CS}$ low	5		ns
t <sub>d2</sub>	Delay time from ALE high to CS high	5		ns
t <sub>d3</sub>	Delay time from RD high to CS high	5		ns
t <sub>d4</sub>	Delay time from CS low to RD low	3		ns
t <sub>w3</sub>	RD low width	10		ns
t <sub>w4</sub>	RD high width	30		ns
t <sub>w5</sub>	ALE low width	6		ns
t <sub>d5</sub>	Delay time from ALE high to RD low	10		ns
t <sub>su1</sub>	Setup time from address valid to ALE high	5		ns
t <sub>h1</sub>	Hold time from ALE high to address invalid	5		ns
t <sub>su2</sub>	Setup time from data valid to RD high	5		ns
t <sub>h2</sub>	Hold time from RD high to data invalid	5		ns
t <sub>d6</sub>	Delay time from RD low to data valid		30	ns
t <sub>d7</sub>	Delay time from RD high to databus in tristate	0	10	ns
t <sub>d8</sub>	Delay time from $\overline{WR}$ high to $\overline{CS}$ low	5		ns

(1) All input signals are specified with  $t_R = t_F = 5ns (10\% \text{ to } 90\% \text{ of BVDD})$  and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ . (2)  $t_{w2}$  is obsolete if  $\overline{CS}$  stays low between the  $\overline{RD}$  and  $\overline{ALE}$  pulses.










# TYPICAL CHARACTERISTICS

At −40°C to +125°C, AVDD, CVDD, DVDD = +5V, and BVDD = +2.7V, unless otherwise noted. The following condition must be true on the supplies: CVDD ≥ DVDD ≥ BVDD.





# THEORY OF OPERATION

#### Overview

The AMC1210 is a flexible digital filter device specifically designed for motor control applications. It incorporates four independent digital filters into a digital processing block, allowing communication via SPI bus or 8-bit, multiplexed parallel I/O. Each datastream input can be clocked in using an external clock or a clock provided by a delta-sigma modulator. A time measurement unit allows software monitoring of the sample speed and data acquisition, and a comprehensive control and interrupt unit allows real-time monitoring of the AMC1210 status. A digital comparator unit is provided to alert programmable peak conditions on the different datastreams. When used in current measurement applications, the digital comparator unit can alert a system to over- or under-current situations.

#### Interface Module

The AMC1210 can communicate with digital signal processors (DSPs) or microcontrollers ( $\mu$ Cs) in four different interface modes: one serial mode and three 8-bit, multiplexed parallel modes. The serial mode is a standard SPI mode, normally with a 24-bit transfer. The multiplexed parallel modes are designed to work together with a wide range of controllers. Mode pins M0 and M1 determine the mode selection. Table 2 shows the digital interface configuration.

	-	-
INTERFACE MODES	PIN M1	PIN MO
SPI	0	0
Parallel Mode 1	0	1
Parallel Mode 2	1	0
Parallel Mode 3	1	1

#### Table 2. Digital Interface Configuration

The digital interface pins perform different functions depending on the interface mode. Table 3 shows the pin operations in different modes.

PIN	SPI MODE	PARALLEL MODE 1	PARALLEL MODE 2	PARALLEL MODE 3
M1	0	0	1	1
MO	0	1	0	1
ALE	-	Address/Data Select	Address Latch Enable	Address Valid
CS	Frame sync	Chip Select	Chip Select	Chip Select
RD	SPI Data In	Read	Read	Strobe
WR	SPI Clock	Write	Write	Read/Write
AD0	SPI Data Out	Databus 0 (LSB)	Databus 0 (LSB)	Databus 0 (LSB)
AD1	-	Databus 1	Databus 1	Databus 1
AD2	-	Databus 2	Databus 2	Databus 2
AD3	-	Databus 3	Databus 3	Databus 3
AD4	-	Databus 4	Databus 4	Databus 4
AD5	-	Databus 5	Databus 5	Databus 5
AD6	-	Databus 6	Databus 6	Databus 6
AD7	-	Databus 7 (MSB)	Databus 7 (MSB)	Databus 7 (MSB)

#### **Table 3. Pin Functions in Different Communication Modes**



## **Clock Setup**

The clock pin CLK controls the timing of several functions. Table 4 shows the units and features that use the CLK signal for timing.

MODULE/UNIT	FEATURE	CLOCK FUNCTION		
Interface/Signal Generator	Signal generator	Determines output data rate		
	Manchester Decoder in control unit	Allows decoding of Manchester data		
Filter/Input Control	CLKx signal in control unit	Provides timing for CLKx pin when bit CD in the control parameter = '1'		
	Clock dividers for CLKx in control unit	Divides CLKx speed		
	Modulator failure detection	Allows AMC1210 to monitor input clock CLKx		
Filter/Time Measurement	Time measurement	TMU counts number of CLK cycles when TM = 0		

#### Table 4. CLK Pin Functions

If none of the features in this table are needed, the CLK pin should be connected to GND to avoid any increased current consumption.

## SPI Mode

<u>The SPI</u> interface runs fully asynchronously to the rest of the system. The four signals of the SPI interface are WR, RD, AD0 and CS. The maximum speed of the SPI interface is 40MHz. When the select signal <u>CS</u> is high, the entire SPI interface is in reset state, except the Address and the Data Register. The SPI clock WR and the serial data input <u>RD</u> are disabled when <u>CS</u> is high. The incoming data is strobed by the <u>SPI</u> interface on the falling edge of the WR. Outgoing data is put on the output AD0 on the rising edge of the WR (see <u>SPI</u> Interface Modes). For a transmission of one 16-bit data word, 24 bits are required. The first incoming bit to the AMC1210 determines if the entire transmission is a read or a write operation. A high bit indicates a read operation, and a low bit indicates a write operation. There are seven address bits. The 16 data bits are transmitted or received after the address bits, according to the sequence shown in Table 5.

Table 5.	SPI Write	24-Bit	Word	Format
----------	-----------	--------	------	--------

A23	Δ22	A21	A20	Δ19	A18	A17	A16	MSB A15	Δ14	Δ13	Δ12	Δ11	A10	A9	A8	Δ7	A6	Δ5	Δ4	A3	Δ2	A1	LSB A0
	AZZ		720	A15	AIO		AIO	AIU		A15			AIU	A5	ΑU	AI.	AU	AJ	74	70	72		AU
R/W	/		A	ddres	s										Da	ita							

## SPI Option 1

In SPI option 1, one 16-bit transfer is accomplished in the following manner:

- 1. On the first falling edge of  $\overline{WR}$ , the read/write bit is strobed.
- 2. On the second falling edge of  $\overline{WR}$ , the MSB of the address (bit 6) is strobed.
- 3. On the eighth falling edge of WR, the LSB of the address (bit 0) is strobed and the corresponding data of the register map is read.
- 4. On the ninth rising edge (MSB), the data read from the register map is latched into a shift register and shifted one position each rising edge of the WR. At speeds below 25MHz, it is recommended to perform a read on the next falling edge (Option 1). This data is always sent out, even when a write operation is performed.
- 5. On the 24th falling edge of WR (LSB), the last data bit is shifted in from RD and a write pulse is generated to write the data into the register map, if a write operation was performed.

Figure 2 and Figure 3 provide detailed timing information for the SPI modes.

www.ti.com

During continuous read or write, the address increments after each read or write. When the address reaches 7Fh, the address counter starts over from 0. The data is written into the register map on the 16th  $\overline{WR}$  of a data word. If the  $\overline{CS}$  is inactive before the 16th  $\overline{WR}$  in a data word, the data is not written into the register map; the data is lost. Figure 12 shows a typical example of this functionality.

CS <sup>_</sup>	
WR_	/8 SPICLKs/8 SPICLKs/8 SPICLKs/8 SPICLKs/8 SPICLKs/8 SPICLKs/8 SPICLKs/8 SPICLKs/8 SPICLKs/
	Address 1st Data to write 2nd Data to write 3rd Data to write 4th Data to write
AD0-	Don't care \1st read Data2nd read Data3rd read Data4th read Data

Figure 12. Typical Serial Communication Operation

# SPI Option 2

SPI option 2 is recommended for use when the clock speed is greater than 25MHz. The only difference between option 1 and 2 is the edge from which the output data is strobed. In option 2, the user should read the data on the rising edge after the data from the register map is latched (one half clock cycle after Option 1). In this case, an extra clock cycle is needed (25 clock cycles instead of 24). See the timing diagram in Figure 3.

# Parallel Mode 1

In Parallel Mode 1, the host port uses  $\overline{WR}$  and  $\overline{RD}$  for independent write and read access to the AMC1210. The current cycle is processed only when the  $\overline{CS}$  input of the AMC1210 is low.  $\overline{RD}$  indicates to the AMC1210 that the host processor has requested a data transfer. The AMC1210 then outputs data to the host.

To configure the registers in the AMC1210, the host process issues a WR signal to indicate that valid data is available on the bus. The data is latched into the AMC1210 with the rising edge of the WR. The address for the AMC1210 must be valid at the first rising edge of WR. To indicate that an address is issued, the signal ALE must be set to high before the WR signal is set to low. The CS signal can stay low between two consecutive writes or reads.

Figure 4 provides a detailed timing diagram of Parallel Mode 1.

# Parallel Mode 2

In Parallel Mode 2, the host port uses  $\overline{WR}$  and  $\overline{RD}$  for independent write and read access to the AMC1210. The current cycle is processed only when the  $\overline{CS}$  input of the AMC1210 is low.  $\overline{RD}$  indicates to the AMC1210 that the host processor has requested a data transfer. The AMC1210 then outputs data to the host.

To configure the AMC1210 registers, the host process issues a  $\overline{WR}$  signal to indicate that valid data is available on the bus. With the rising edge of  $\overline{WR}$ , the data is latched into the AMC1210. The address is latched into AMC1210 when the signal ALE is set to low. The CS signal can stay low between two consecutive writes or reads.

Figure 5 provides a detailed timing diagram of Parallel Mode 2.



# **Parallel Mode 3**

In Parallel Mode 3, the host port uses  $\overline{RD}$  and  $\overline{WR}$  for write and read access to the AMC1210. The current cycle is processed only when the  $\overline{CS}$  input of the AMC1210 is low.  $\overline{WR}$  indicates to the AMC1210 that the host processor has initiated a read or write transfer. If  $\overline{WR}$  is high, the AMC1210 outputs data to the host when  $\overline{RD}$  is also low.

To configure the registers in the AMC1210, the host process issues a RD signal together with WR low to indicate that valid data is available on the bus. With the rising edge of the RD signal, the data is latched into the AMC1210. The address is latched into AMC1210 when the signal ALE is set high. The CS signal can stay low between two consecutive writes or reads.

#### Figure 6 provides a detailed timing diagram of Parallel Mode 3.

In all parallel modes, each address can be accessed sequentially without writing a new address to the AMC1210. When an address is set by the user, a pointer is also set to that address. After each successive read or write operation, the address is incremented by one in the register map.

## FILTER MODULE

The filter module consists of the control block unit, the comparator filter unit, the sinc filter unit, a time measurement unit and a demodulator/integrator unit. Each unit can be individually programmed for several different modes of operation. Figure 13 shows a block diagram of one filter module. The four filter modules are identical and are able to be configured independently.




Figure 13. AMC1210 Filter Module

# Control Unit

The control unit translates the modulator input data and the corresponding clock so that it can be used by the AMC1210. Four input options are available, depending on the mode of the modulator. These options are selected through the bits MOD1 and MOD0 in the Control Parameter Register. Table 6 describes each input mode. A detailed diagram of the timing of each of these modes can be found in the Timing Characteristics section; see Figure 1.

MODULATOR MODE	MOD1	MOD0	DESCRIPTION
0	0	0	The modulator clock is running with the modulator data rate. The modulator data is strobed at every rising edge of the modulator clock.
1	0	1	The modulator clock is running with half of the modulator data rate. The modulator data is strobed at every edge of the modulator clock.
2	1	0	The modulator clock is off and the modulator data is Manchester-encoded.
3	1	1	The modulator clock is running with double of the modulator data rate. The modulator data is strobed at every other positive modulator clock edge.

#### Table 6. Interface Modes

In Modulator Mode 2, the data is Manchester-encoded. An automatic calibration is continuously performed to achieve optimum decoding performance. The status of this calibration can be checked in the Control Parameter Register bits MS10–MS0 and in the Status Register bits MALx and MAFx. The clock input CLKx is ignored in this mode.

# Input Clocking

The filter module clock is separate from the system clock (except when using Modulator Mode 3). This design permits the filter module to run asynchronously from the control module, allowing two different speeds for input data and control block timing. The clock setup is different for each input mode. See Table 7.

INPUT MODE	CLOCK FUNCTIONALITY
0	The clock for the filter module is fed by the CLKx input, which can be either external or driven by the modulator. The frequency is the same.
1	Each edge of CLKx generates a pulse, which clocks the filter module.
2	The clock for the filter module is generated by the Manchester decoder.
3	The clock source is the system clock, from the CLK pin. This clock can be divided down by a programmed number between 1 and 8 by bits MD2–MD0 in the Clock Divider Register. This clock can also be fed to the CLKx pin to drive the modulator clock if the bit CD in the Control Parameter Register is set to '1'.

#### Table 7. Clock Operation in Each Interface Mode

Note that as long as the input data is clocked in correctly, all of the filter module functions (sinc filter unit, comparator unit, etc.) will be clocked at the same rate.



AMC1210

#### www.ti.com

#### Manchester Decoding

Manchester signaling is a method of encoding a data signal in such a way that it can be retrieved without the need of a separate clock line. When configured in Mode 2, the AMC1210 can translate a Manchester-encoded signal on the INx pin into a clock signal and a data signal. An automatic calibration is continuously performed to optimize the decoding of the data.

The calibration mechanism follows this sequence:

- 1. The modulator data is sampled at the frequency of the system clock (CLK).
- 2. The number of CLK cycles between transitions is counted and recorded for 1024 consecutive transitions.
- 3. The resulting array will have a '1' in the bit location that corresponds to the number of CLK cycles counted between transitions. For example, the sequence shown in Table 8 means that there was at least one instance where three and four, as well as seven and eight, CLK cycles occurred between two transitions. This array is stored in the bits MS10–MS0 in the Control Parameter Register.
- 4. An algorithm looks for a group of zeros that has ones before and after it. If this pattern is not found, the bits MALx and MAFx in the Status Register are set high.
- 5. If the algorithm is successful, it will use the location of the first '0' as the number of CLK cycles needed to determine the frequency and which transitions are valid in the Manchester code.
- 6. The algorithm starts over from Step 2 automatically.

							· · · · · · · · · · · · · · · · · · ·				
VALUE	0	0	0	1	1	0	0	1	1	0	0
BIT	MS10	MS9	MS8	MS7	MS6	MS5	MS4	MS3	MS2	MS1	MS0
CLK CYCLES	11	10	9	8	7	6	5	4	3	2	1

#### Table 8. Example Control Parameter Register

The MALx bit shows the status of the previous Manchester decoder calibration cycle. If it is high, the decoder calibration has failed on the previous calibration cycle. The MAFx bit shows if any failures have occurred since the last read of the Status Register. Any MALx failure will cause MAFx to go high. MAFx is reset to low when the Status Register is read.

The decoding procedure is performed continuously when the AMC1210 is configured for Modulator Mode 2. Note that the CLK frequency must be at least six times the Manchester data rate for the decoder to perform properly.

## **Comparator Unit**

An independent comparator unit allows the user to monitor input conditions with a fast settling time without sacrificing input measurement resolution. The filter of the comparator unit is similar to the sinc filter unit, with OSR values ranging continuously between 1 and 32. Setting the OSR to 32, a maximum 15-bit output width of 32,768 can be achieved. The output of the filter is compared with two programmed threshold levels to detect over- and under-value conditions. These threshold levels are programmed in the high and low level Threshold Registers for each individual filter module. When an over- or under-value condition occurs, it signals the interrupt unit to set an interrupt signal and store the conditions in the Interrupt Register. The Interrupt Register can then be polled to see which condition caused the interrupt signal. It is not possible to read out the value of the comparator filter.

This filter, together with the comparators, is generally used to detect over-currents. It is necessary to decide on an OSR given the desired resolution/settling time combination. This programming will be discussed in more detail in the Applications Information section.



The comparator filter unit and the sinc filter unit differ in the way they handle input data. The comparator filter unit translates a low input signal to a '0' and a high input signal to a '1', whereas the sinc filter unit uses '-1' and '1'. The resulting calculations give only positive values for the output of the comparator filter. The data representation is straight binary. Table 9 and Figure 14 show the different full-scale values that the comparator filter can store using different oversampling ratios.

OSR	Sinc <sup>1</sup>	Sinc <sup>2</sup>	Sinc <sup>3</sup>	Sincfast
х	0 to x	0 to x <sup>2</sup>	0 to x <sup>3</sup>	0 to 2x <sup>2</sup>
4	0 to 4	0 to 16	0 to 64	0 to 32
8	0 to 8	0 to 64	0 to 512	0 to 128
16	0 to 16	0 to 256	0 to 4096	0 to 512
32	0 to 32	0 to 1024	0 to 32,768	0 to 2048






Figure 14. Comparator Filter Resolution

The maximum resolution yields the peak values in Table 9 (15 bits binary, 32,768 decimal). Note that in order to achieve the maximum value, the delta-sigma modulator is operated at absolute maximum positive or negative full-scale, which is outside of the recommended full-scale range of 80% of most delta-sigma modulators.

## Sinc Filter Unit

The AMC1210 utilizes a standard integration/decimation/differentiation scheme to achieve the sinc filter. It can be configured as a Sinc<sup>1</sup>, Sinc<sup>2</sup>, Sinc<sup>3</sup> or Sincfast filter with oversampling ratios (OSRs) continuously between 1 and 256. Figure 15 illustrates the frequency response of each type of filter.



SBAS372D-APRIL 2006-REVISED MAY 2009




Figure 15. AMC1210 Frequency Responses with Various Sinc Filters

These figures show the digital filter frequency response for one oversampling ratio (SOSR = 32) and a modulator rate of 10MHz.

The general purpose of the digital filter is to average the input modulator data. Achieving higher resolution requires additional samples for averaging, thereby increasing the total samples necessary to accurately represent an abrupt change. It also requires additional clock cycles to complete a single sample. The ratio of clock cycles to output samples is controlled by the SOSR value (the oversampling ratio for the sinc filter unit) in the Sinc Filter Parameter Register. Table 10 and Figure 16 show the maximum resolution given different filter structures and SOSR values.

SOSR	Sinc <sup>1</sup>	Sinc <sup>2</sup>	Sinc <sup>3</sup>	Sincfast
х	х	x <sup>2</sup>	x <sup>3</sup>	2x <sup>2</sup>
4	-4 to 4	-16 to 16	-64 to 64	-32 to 32
8	-8 to 8	-64 to 64	-512 to 512	-128 to 128
16	-16 to 16	-256 to 256	-4096 to 4096	-512 to 512
32	-32 to 32	-1024 to 1024	-32,768 to 32,768	-2048 to 2048
64	-64 to 64	-4096 to 4096	-262,144 to 262,144	-8192 to 8192
128	-128 to 128	-16,384 to 16, 384	-2,097,152 to 2,097,152	-32,768 to 32,768
256	-256 to 256	-65,536 to 65,536	-16,777,216 to 16,777,216	-131,072 to 131,072

Table 10. Peak Data Values for Different SOSR/Filter Combinations



www.ti.com




Figure 16. Sinc Filter Resolution

The sinc filter has a bit width of 25 bits and a signed two's complementary data representation. The maximum possible resolution gives a 26-bit word ( $\pm$ 16,777,216). Note that this value is only reached if the delta-sigma modulator is operated at absolute maximum positive or negative full-scale, which is beyond the recommended full-scale range of 80% of most delta-sigma modulators. This value also does not represent the resolution of the signal. The signal resolution is determined by the modulator, and increasing the filter bit width will not offer any improved noise performance beyond the modulator capabilities.

Figure 17 shows how a typical application would use the digital filter. When the filter is enabled, it is continuously processing data and generating output words. When an output word is ready to read, the processor is first triggered by a rising edge on the ACK pin. Then the Interrupt Register is read to check which filter module generated new data. Once all valid data registers have been read, the ACK pin goes low.

INx		
CLKx		
ACK	/	
DATA REGISTER	Previous Value	DATA VALID
1/0		READ INTERRUPT REGISTER

The data registers can be up to 32 bits.

Figure 17. Typical Data Read Sequence



### **Integrator Unit**

The integrator allows digital integration (summation) of the filter output data or the direct modulator input data when the sinc filter unit is bypassed. It consists of a parameterized integrator and a data shift unit. The integrator is a simple 32-bit binary two's complement accumulator. The time of integration is determined by either the IOSR value or an external sample-and-hold signal. The bit IMOD in the Integrator Parameter Register determines which mode is used.

The integrator is enabled by setting the bit IEN in the Integrator Parameter Register to high. When IEN is low, the integrator is disabled, reset, and bypassed.

The input to the integrator is fed by the sinc filter unit. This can be adjusted to allow the input to feed directly into the integrator. See Bypassing the Sinc Filter Unit.

### Sample-and-Hold Mode (IMOD = 1)

If Sample-and-Hold Mode is selected, the SHS bit in the Control Parameter Register determines which sample-and-hold signal is used to determine the total integration time. When a rising edge occurs on the selected sample-and-hold pin, the resulting integrator value is stored in the Data Register and the integrator is reset.

#### Oversampling Mode (IMOD = 0)

In Oversampling Mode, the integrator sums a preset number of samples from the sinc filter unit, determined by an oversampling ratio value (IOSR) in the Integrator Parameter Register. The integrator can be configured with oversampling ratios continuously between 1 and 128. The integrator is sampled at the data output rate of the sinc filter unit. Table 11 shows the different full-scale values that the integrator can store with different oversampling ratios, assuming that the sinc filter unit is set to SOSR = 256 at the full-scale output.

IOSR	INTEGRATOR OUTPUT MAX (with a Sinc <sup>3</sup> Structure)
х	$-(SOSR^3)(x)$ to $(SOSR^3)(x)$
4	-67,108,864 to 67,108,856
8	-134,217,728 to 134,217,712
16	-268,435,456 to 268,435,424
32	-536,870,912 to 536,870,848
64	-1,073,741,824 to 1,073,741,696
128	-2,147,483,648 to 2,147,483,648

#### Table 11. Peak Data Values for Different IOSR Values

The start of an integrator cycle in Oversampling Mode is controlled by the sinc filter unit. A new integrator cycle is started when the sinc filter is enabled. The bit MFE in the Clock Divider Register can be used to synchronize the integrator unit in all four of the filter modules. Following the rising edge of the MFE bit, the integrator will begin to accumulate data in all four modules. When the same data output rate is used on all sinc filters, synchronous timing is achieved.

#### Integrator Overflow

Meeting or exceeding the maximum values will trigger an integrator overflow (IOx goes high). This overflow condition is only possible in Oversampling Mode when the sinc filter is set to a Sinc<sup>3</sup> structure and it outputs only full-scale values.

In Sample-and-Hold Mode, the integrator flag will go high if the maximum integrator value is exceeded (-2,147,483,648 or 2,147,483,648). This event will occur if the sample-and-hold signal SHx is held in the active state longer than the overflow time.



(1)

Equation 1 calculates the time it takes for the integrator to overflow:

 $t_{\text{overflow}} = \frac{(\text{INT}_{\text{max}} \cdot \text{SOSR})}{(\text{FILT}_{\text{out}} \cdot f_{\text{input}})}$ 

where:

- $INT_{MAX}$  = the maximum integrator value (-2,147,483,648 if  $FILT_{OUT}$ < 0, 2,147,483,648 otherwise)
- FILT<sub>OUT</sub> = Average Sinc filter output value (from -FILT<sub>MAX</sub> to +FILT<sub>MAX</sub>; see Table 10)
- SOSR = oversampling ratio of the Sinc filter
- f<sub>INPUT</sub> = modulator data rate

For example, if the sinc filter outputs an average code value of 100,000 at a rate of 39.06kHz ( $f_{INPUT} = 10.0MHz/SOSR = 256$ ), it will take 549.8ms for an integrator overflow flag to occur.

When integrator overflow occurs, the integrator value is reset and integration continues.

# 16-Bit Data Shifting

If 16-bit data representation is chosen (DR is low), the shift control bits SH in the Integrator Parameter Register control which 16-bit part of a 32-bit data word is sent to the register map. The shift control bits are the number of left shifts in the 32-bit data word to achieve the maximum 16-bit value range. For example, if the sinc filter runs with a Sinc<sup>3</sup> structure and an oversampling ratio of 256, the data values will be in the range of -16,777,216 to 16,777,216. To get a maximum 16-bit range of -32,767 to 32,767, the shift control bits should be set to 9. In this case, 9 LSBs of the 25-bit word are lost. The sign bit is not affected by the shift, which means the sign is always correct, regardless of the shift control bits.

Table 12 shows an example. The first column shows the original 32-bit word, the second column shows the SH bits value, and the last column shows which bits of the 32-bit word will be output in 16-bit mode.

Table 12. 10-Dit Representation Example							
32-BIT WORD	SH VALUE	16-BIT REPRESENTATION					
	1	b16–b1					
b31–b0	9	b24–b9					
	14	b29–b14					

Table 12. 16-Bit Representation Example

# Bypassing the Sinc Filter Unit

If the integrator is used without the sinc filter unit, the bit FEN has to be set high, the sinc filter structure has to be set to Sinc<sup>1</sup>, and the sinc filter OSR has to be set to '1'. In this case, the integrator will sum the direct input data from the modulator.

## Demodulation

Obtaining the resolver position from the AM-modulated resolver input signal requires mathematical demodulation. This calculation is performed by the AMC1210 after phase calibration. Modulation is enabled by setting the DEN bit in the Integrator Parameter Register high. For more information, see the Signal Generator Unit description and the Applications Information.

# Time Measure Unit

The time measure unit provides two modes of measuring times, depending on the TM bit in the Control Parameter Register. A counter is implemented in the time measure unit that counts clock cycles from the modulator clock input or the system clock.

The maximum measured time,  $t_{MAX}$ , is calculated with the formula shown in Equation 2.  $f_{CLK}$  is either the modulator clock speed or the system clock speed.

$$t_{\text{MAX}} = \frac{65536}{f_{\text{CLK}}}$$

(2)



AMC1210

#### www.ti.com

#### Mode 1 (TM = 1)

In Mode 1, the time measure unit updates the Time Register with the elapsed amount of incoming modulator clock cycles between two rising edges of the selected sample-and-hold signal (selected by the SHS bit of the Control Parameter Register). This mode can be used to measure the speed of the modulator clock or determine the number of input bits that have been clocked into the filter module. Each time a positive edge of the selected sample-and-hold is detected, the Time Register will be updated with the time counter value, and the time counter will be reset. Figure 18 shows an example of a typical functional timer sequences in Mode 1.




Figure 18. Typical Functional Timer Sequence, Mode 1 (TM = 1)

#### Mode 2 (TM = 0)

In Mode 2, the time measure unit updates the Time Register with the elapsed amount of system clock cycles from the last available data to the next rising edge of the selected sample-and-hold signal. Each time data is available, that is, when the sinc filter or the integrator has new data, the timer will reset. The timer continuously counts when a rising edge of the selected sample-and-hold signal occurs. At this point, the Time Register is updated with the time counter value, and the time counter will be reset. Figure 19 shows an example of a typical functional timer sequence in Mode 2.

Since the Time Register is a 16-bit register, the maximum time measured is 65,536 clock cycles. The bit TOx in the Status Register is set to high when the time counter receives an overflow (that is, when the counter changes from 0xFFFF to 0x0000). This status bit is reset when the Status Register is read.

MODE 2 (TM = 0)




Figure 19. Typical Functional Timer Sequence, Mode 2 (TM = 0)

## CONTROL AND INTERRUPT MODULE

The control and interrupt module consists of a Signal Generator unit, a comprehensive interrupt unit and a register map. The register map contains all control parameters, output data and status bits for the AMC1210. A detailed description of each register is available in the Register Map section.

#### Signal Generator Unit

The signal generator (see Figure 20) provides a 5V Pulse Width Modulated (PWM) signal at pin PWM1 and a complementary signal at PWM2. The output of PWM1 to PWM2 is a 5V differential signal that can be externally low-pass-filtered to generate a carrier signal with a predefined clock frequency.

The signal generator is a shift register with a length between 1 and 1024. The shift register is programmed through the Pattern Register (bits SP). On the first write command to the bits SP, the first 16 bits of the shift register are loaded. Each following write command causes the data in the shift register to shift 16 bits *upwards*, and the 16 bits from the Pattern Register are placed in the LSBs of the shift register. For example, if 874 bits of predefined pattern are to be stored in the shift register, 55 writes to the Pattern Register must be issued (with MSB first and LSB last), and the value 873 must be written into the bits PC in the Control Register.




Figure 20. AMC1210 Signal Generator Unit

The output data rate of the signal generator is programmed with the Clock Divider Register (bits SD). The output data rate can be selected to be an integer division of the CLK rate. For example, if the CLK pin is operating at 40MHz with the bits SD = 4, the bit rate of the signal generator is 10MHz. The length of the pattern can be programmed with the Control Register (bits PC). A length can be chosen between 1 and 1024 bits. This signal is designed for use as the carrier frequency in resolver applications, where proper demodulation requires a completely synchronous clock to the carrier timing.



#### **Calibrating the Signal Generator**

The Signal Generator unit also must be in phase with the total system for resolver demodulation. This condition requires a calibration to align the phase of the Signal Generator output to the sinc filter output. The phase calibration begins when the bit PCAL in the Clock Divider Register is set high. The AMC1210 performs the calibration by monitoring the polarity of both the output of the signal generator and the sinc filter. Once the polarities are defined, a demodulation signal is generated with the corresponding phase shift.

The bit PCAL controls demodulation. Initially, it is set high. The AMC1210 then outputs a low on bit PCAL when the modulation is performed correctly. The microcontroller can monitor the calibration by reading PCAL. The first calibration attempt will try to calibrate for one period of the Signal Generator. If PCAL stays high after that period, then calibration has failed. In order to restart calibration, a low must be written to PCAL in order to reset the PCAL state. Writing a subsequent high starts the calibration over.

#### Driving a Signal with the Signal Generator

The resolver can be driven directly from the AMC1210. If the bit HBE is set to high, the pins PWM1 and PWM2 are capable of driving 100mA directly into the resolver coils. If bit HBE = 0, the drive capability is lowered.

The pattern generator is enabled by the bit SGE in the Clock Divider Register.

#### Interrupt Unit

Figure 21 shows the structure of the interrupt unit.




Figure 21. AMC1210 Interrupt Unit

Each comparator output is one interrupt source (COMPHx or COMPLx) creating eight total comparator outputs in the AMC1210. Each of these eight interrupt sources is stored in a flag register (IFHx or IFLx), if the master interrupt enable (MIE) and the appropriate interrupt enable (IEHx or IELx) are set to high. This flag register will be set to high if an interrupt is issued. This flag will be reset if the Interrupt Register is read and the interrupt source is no longer active. If an interrupt source is still active when the Interrupt Register is read, the appropriate flag and the INT pin will remain set. Figure 22 illustrates an example of the interrupt behavior depending on the value of the threshold registers and the corresponding read access to reset the interrupt flag.

If the modulator clock is failing (when the modulator clock is slower than 1/64th of the system clock CLK), a watchdog timer will set a flag MFx, if the appropriate modulator flag interrupt enable bit (MFIEx) and the master interrupt enable (MIE) is set. If the modulator clock is still failing when the Interrupt Register is read, the appropriate flag remains set. The flag clears if the fail condition is no longer true, and the Interrupt Register is read.

Any of the 12 interrupt bits will activate the interrupt pin INT, if enabled. The polarity of the INT pin can be chosen with the Interrupt polarity control bit (IP) in the Control Register.

# AMC1210

TEXAS INSTRUMENTS

www.ti.com

#### SBAS372D-APRIL 2006-REVISED MAY 2009




Figure 22. Interrupt Behavior

## Acknowledge

The acknowledge pin ACK indicates that new data is available from one of the filter modules. When the acknowledge pin goes high, new data is available in one or more of the Data Registers. By reading the Interrupt Register, the filter module with new data can be determined. When one Data Register is read, the appropriate acknowledge flag in the Interrupt Register will be reset; when all flags are reset, the acknowledge pin is reset to low. The acknowledge flags cannot be set if both the sinc filter and the integrator are disabled. Each acknowledge flag can be disabled if the Acknowledge Enable control bit (AE) in the appropriate Sinc Filter Parameter Register is set to low. The acknowledge flag is not set when the oversampling rates of the sinc filter and the integrator are both set to '1'.



#### SBAS372D-APRIL 2006-REVISED MAY 2009

# **REGISTER MAP**

	ADDRESS	RESET VALUE	NAME
	0x00	0x0000	Interrupt Register
	0x01	0x0000	Control Parameter Register for Filter Module 1
	0x02	0x0000	Sinc Filter Parameter Register for Filter Module 1
Eller Markela 4	0x03	0x0000	Integrator Parameter Register for Filter Module 1
Filter Module 1	0x04	0x7FFF	High-level Threshold Register for Filter Module 1
	0x05	0x0000	Low-level Threshold Register for Filter Module 1
	0x06	0x0000	Comparator Parameter Register for Filter Module 1
	0x07	0x0000	Control Parameter Register for Filter Module 2
	0x08	0x0000	Sinc Filter Parameter Register for Filter Module 2
<b>F</b> <sup>11</sup>	0x09	0x0000	Integrator Parameter Register for Filter Module 2
Filter Module 2	0x0A	0x7FFF	High-level Threshold Register for Filter Module 2
	0x0B	0x0000	Low-level Threshold Register for Filter Module 2
	0x0C	0x0000	Comparator Parameter Register for Filter Module 2
	0x0D	0x0000	Control Parameter Register for Filter Module 3
	0x0E	0x0000	Sinc Filter Parameter Register for Filter Module 3
	0x0F	0x0000	Integrator Parameter Register for Filter Module 3
Filter Module 3	0x10	0x7FFF	High-level Threshold Register for Filter Module 3
	0x11	0x0000	Low-level Threshold Register for Filter Module 3
	0x12	0x0000	Comparator Parameter Register for Filter Module 3
	0x13	0x0000	Control Parameter Register for Filter Module 4
	0x14	0x0000	Sinc Filter Parameter Register for Filter Module 4
	0x15	0x0000	Integrator Parameter Register for Filter Module 4
Filter Module 4	0x16	0x7FFF	High-level Threshold Register for Filter Module 4
	0x17	0x0000	Low-level Threshold Register for Filter Module 4
	0x18	0x0000	Comparator Parameter Register for Filter Module 4
	0x19	0x0000	Control Register
	0x1A	0x0000	Pattern Register
	0x1B	0x0000	Clock Divider Register
	0x1C	0x0000	Status Register
	0x1D	0x0000/0x00000000 <sup>(1)</sup>	Data Register for Filter Module 1 <sup>(1)</sup>
	0x1E	0x0000	Time Register for Filter Module 1
	0x1F	0x0000/0x00000000 <sup>(1)</sup>	Data Register for Filter Module 2 <sup>(1)</sup>
	0x20	0x0000	Time Register for Filter Module 2
Data/Time Output	0x21	0x0000/0x00000000 <sup>(1)</sup>	Data Register for Filter Module 3 <sup>(1)</sup>
	0x22	0x0000	Time Register for Filter Module 3
	0x23	0x0000/0x00000000 <sup>(1)</sup>	Data Register for Filter Module 4 <sup>(1)</sup>
	0x24	0x0000	Time Register for Filter Module 4
	0x25 to 0x7F	0x0000	Not used. Read will return 0x0000

(1) The Data Registers can also be represented as 32-bit.

All control parameters are stored in the register map. Additionally, the status of the AMC1210 is read out through the register map. The mnemonic in the succeeding register description is given in Example 1.

#### **Example 1: Register Description Mnemonic**

Bit 8	Bit 9	Bit 10	The bit position in the register.
CS1	_	SHS	The name of the register bit. A '-' means <i>Not Used</i> and therefore a write to such a bit position will get lost.
'1'	'0'	'0'	The digit is the reset value.
W	R	RW	Indicates if the bit position is a read-only (R), readable and writable (RW) or write-only (W).

# **REGISTER DESCRIPTIONS**

This section describes the functionality of each register and its corresponding bits.

# Interrupt Register (address 0x00)

The Interrupt Register contains the 12 interrupt flags together with the acknowledge flags. If an interrupt occurs (that is, when the output of the comparator filter is above the high level threshold or below the low level threshold, or when one of the modulators is not functional), the appropriate interrupt flag is set (if enabled). An interrupt flag is reset when the Interrupt Register is read and the corresponding interrupt source is no longer active. The acknowledge bits are reset when the corresponding data register is read. Table 13 describes the Interrupt Register.

	Table 13. Interrupt Register															
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
AF4	AF3	AF2	AF1	MF4	MF3	MF2	MF1	IFL4	IFH4	IFL3	IFH3	IFL2	IFH2	IFL1	IFH1	
'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	
BIT	POSITIO	N	E	BIT					D	ESCRIP	TION					
	15	A	F4	0: N	Acknowledge flag for Filter 4. 0: No new data available for Filter 4 1: New data available for Filter 4											
	14		A	F3	0: N	Acknowledge flag for Filter 3. 0: No new data available for Filter 3 1: New data available for Filter 3										
	13		A	F2	0: N	Acknowledge flag for Filter 2. 0: No new data available for Filter 2 1: New data available for Filter 2										
	12		A	F1	0: N	o new da	flag for l ta availa available	ole for Fi								
	11		N	IF4	0: M	Modulator failure flag for Filter 4. 0: Modulator is operating normally for Filter 4 1: Modulator failure for Filter 4										

# Table 12 Interrupt Begister

MF3

MF2

10

9

0: Modulator is operating normally for Filter 3

0: Modulator is operating normally for Filter 2

Modulator failure flag for Filter 3.

1: Modulator failure for Filter 3 Modulator failure flag for Filter 2.

1: Modulator failure for Filter 2



TEXAS INSTRUMENTS

www.ti.com

BIT POSITION	BIT	DESCRIPTION
8	MF1	Modulator failure flag for Filter 1. 0: Modulator is operating normally for Filter 1 1: Modulator failure for Filter 1
7	IFL4	Low-level interrupt flag for Filter 4 0: Comparator Filter 4 output is above the low limit threshold 1: Comparator Filter 4 output is equal to or below the low level threshold, if enabled
6	IFH4	High-level interrupt flag for Filter 4 0: Comparator Filter 4 output is below the high limit threshold 1: Comparator Filter 4 output is equal to or above the high level threshold, if enabled
5	IFL3	Low-level interrupt flag for Filter 3 0: Comparator Filter 3 output is above the low limit threshold 1: Comparator Filter 3 output is equal to or below the low level threshold, if enabled
4	IFH3	High-level interrupt flag for Filter 3 0: Comparator Filter 3 output is below the high limit threshold 1: Comparator Filter 3 output is equal to or above the high level threshold, if enabled
3	IFL2	Low-level interrupt flag for Filter 2 0: Comparator Filter 2 output is above the low limit threshold 1: Comparator Filter 2 output is equal to or below the low level threshold, if enabled
2	IFH2	High-level interrupt flag for Filter 2 0: Comparator Filter 2 output is below the high limit threshold 1: Comparator Filter 2 output is equal to or above the high level threshold, if enabled
1	IFL1	Low-level interrupt flag for Filter 1 0: Comparator Filter 1 output is above the low limit threshold 1: Comparator Filter 1 output is equal to or below the low level threshold, if enabled
0	IFH1	High-level interrupt flag for Filter 1 0: Comparator Filter 1 output is below the high limit threshold 1: Comparator Filter 1 output is equal to or above the high level threshold, if enabled

# Control Parameter Register (addresses 0x01, 0x07, 0x0D and 0x13)

The Control Parameter Registers control several parameters for the data acquisition process. The Control Parameter Register functions include the Manchester decoder calibration status, clock pin direction control, delta-sigma modulator mode select, sample-and-hold select and time measure mode. Table 14 describes the Control Parameter Register.

#### **Table 14. Control Parameter Register**

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MS10	MS9	MS8	MS7	MS6	MS5	MS4	MS3	MS2	MS1	MS0	CD	SHS	ТМ	MOD1	MOD0
	1	1	1		1		1	1	1	1	1	1	1	1	
'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'
R	R	R	R	R	R	R	R	R	R	R	RW	RW	RW	RW	RW

BIT POSITION	BIT	DESCRIPTION
15–5	MS10-MS0	Manchester status
4	CD	Input clock direction. 0: Pin CLKx is an input 1: Pin CLKx is an output. The outgoing clock comes from the modulator clock divider.
3	SHS	Sample-and-hold select. 0: Signal SH1 is chosen as sample-and-hold signal 1: Signal SH2 is chosen as sample-and-hold signal
2	ТМ	Time measure mode. 0: The time is measured from the last filter update to the last rising edge of the selected sample-and-hold signal 1: The time is measured between two rising edges of the selected sample-and-hold signal
1–0	MOD1-MOD0	Delta-Sigma Modulator mode. 00: The clock speed is equal to the data rate from the modulator 01: The clock rate is half of the data rate from the modulator 10: The data from the modulator is Manchester decoded 11: The clock rate is twice the data rate of the modulator



# Sinc Filter Parameter Register (addresses 0x02, 0x08, 0x0E, and 0x14)

The Sinc Filter Parameter Register includes the oversampling ratio (OSR), filter enable, structure and signal mode control bits. Table 15 shows the Sinc Filter Parameter Register.

					Iable	1 <b>5</b> . 5m		Faiall		egistei					
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	-	-	-	SST1	SST0	AE	FEN	SOSR 7	SOSR 6	SOSR 5	SOSR 4	SOSR 3	SOSR 2	SOSR 1	SOSR 0
'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'
R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

# Table 15. Sinc Filter Parameter Register

BIT POSITION	BIT	DESCRIPTION											
15–12	-	Unused. Always read '0'.											
11–10	SST1-SST0	Sinc filter structure. 00: Sinc filter runs with a sincfast structure 01: Sinc filter runs with a Sinc <sup>1</sup> structure 10: Sinc filter runs with a Sinc <sup>2</sup> structure 11: Sinc filter runs with a Sinc <sup>3</sup> structure											
9	AE	Acknowledge enable. 0: The acknowledge flag is disabled for the particular filter 1: The acknowledge flag is enabled for the particular filter											
8	FEN	Filter enable. 0: The filter is disabled and no data is produced 1: The filter is enabled and data are produced in the sinc filter and/or integrator											
7–0	Oversampling ratio. The actual rate is SOSR + 1. SOSR7–SOSR0 These bits set the oversampling ratio of the filter. 0xFF represents an oversampling ratio of 256.												



SBAS372D-APRIL 2006-REVISED MAY 2009

## Integrator Parameter Register (addresses 0x03, 0x09, 0x0F and 0x15)

The Integrator Parameter Register controls the integrator functionality. It specifies the integrator oversampling ratio, mode select, shift control, integrator and demodulation enable and data representation control bits. Table 16 shows the Integrator Parameter Register.

	Table To. Integrator Faranteter Register															
Bit	15 Bi	it 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SH	14 S	SH3	SH2	SH1	SH0	DR	DEN	IEN	IMOD	IOSR6	IOSR5	IOSR4	IOSR3	IOSR2	IOSR1	IOSR0
'C	)'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'
R١	N F	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

Table '	16. Inte	grator	Param	eter F	Register	

RW RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW		
BIT POSITIO	N	В	IT					D	ESCRIP	TION						
15–11		SH4-	-SH0	Thes	control. se bits ind esentatio			ny bits the	e 16-bit v	vindow is	shifted u	ip when	16-bit dat	a		
10		D	R	0: Tł	Data representation. 0: The data is stored in 16-bit two's complement 1: The data is stored in 32-bit two's complement											
9		DE	ΞN	0: Tł		dulation f	or resolv	er applica er applica								
8		IE	N	0: T		om the s		output is is stored								
7		IM	OD	0: T		ampling r		lates the Id signal					grator			
6–0		IOSR6-	-IOSR0	Thes	Oversampling ratio. The actual rate is IOSR + 1. These bits set the oversampling ratio of the integrator. 0x03 represents an oversampling ratio of 4.											



SBAS372D-APRIL 2006-REVISED MAY 2009

## High-Level Threshold Register (addresses 0x04, 0x0A, 0x10 and 0x16)

The High-Level Threshold Register contains the upper level value of the interrupt threshold for the comparator filter. If the value of the comparator filter is equal to or above the high level threshold, the corresponding interrupt flag is set (if enabled). Table 17 describes the High-Level Threshold Register.

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	HLT14	HLT13	HLT12	HLT11	HLT10	HLT9	HLT8	HLT7	HLT6	HLT5	HLT4	HLT3	HLT2	HLT1	HLT0
		T.	T.	r			r		r	T.	1	T.			
'0'	'1'	'1'	'1'	'1'	'1'	<u>'1' '1' '1' '1' '1' '1' '1' '1'</u>								'1'	'1'
R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
BIT	POSITIC	N	В	IT	DESCRIPTION										
	15			_	Unu	sed. Alwa	ays read	'0'.							
	14–0 HTL1			I-HLTO	Unsi	aned hig	h level th	reshold f	or the co	mparator	filter out	put.			

## Table 17. High-Level Threshold Register

## Low-Level Threshold Register (addresses 0x05, 0x0B, 0x11 and 0x17)

The Low-Level Threshold Register contains the lower level of the interrupt threshold for the comparator filter. If the value of the comparator filter is equal to or below the low level threshold, the corresponding interrupt flag is set (if enabled). Table 18 describes the Low-Level Threshold Register.

					Table			111103		cyisici						
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9         Bit 8         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2									Bit 0	
_	LLT14	LLT13	LLT12	LLT11	LLT10	LLT9	LLT8	LLT7	LLT6	LLT5	LLT4	LLT3	LLT2	LLT1	LLT0	
	1		1	1	1	l.	l.				1	1	1	1		
'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	
R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	
BIT	POSITIO	N	B	IT					D	ESCRIP	TION		1	1		
	15 –				Unu	Unused. Always read '0'.										
	14–0 LTL14–LLT0					Unsigned low level threshold for the comparator filter output.										

#### Table 18. Low-Level Threshold Register



SBAS372D-APRIL 2006-REVISED MAY 2009

# Comparator Filter Parameter Register (addresses 0x06, 0x0C, 0x12 and 0x18)

The Comparator Filter Parameter Register controls several parameters for the comparator filters. It specifies the oversampling ratio, three interrupt enables and structure control bits. Table 19 shows the Comparator Filter Parameter Register.

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	-	-	-	-	-	MFIE	CS1	CS0	IEL	IEH	COSR 4	COSR 3	COSR 2	COSR 1	COSR 0
'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'
R	R	R	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

#### Table 19. Comparator Filter Parameter Register

ĸ	ĸ	R	R	к	ĸ	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
BIT I	POSITIO	N	В	IT					D	ESCRIP	TION				
	15–10			_	Unu	Unused. Always read '0'.									
	9		MI	FIE	0: TI	Modulator failure interrupt enable. 0: The modulator failure flag as well as the output INT is disabled for this particular flag 1: The modulator failure flag is enabled Comparator filter structure									
	8–7		CS1	-CS0	00: 0 01: 0 10: 0	Comparator filter structure. 00: Comparator filter runs with a sincfast structure 01: Comparator filter runs with a Sinc <sup>1</sup> structure 10: Comparator filter runs with a Sinc <sup>2</sup> structure 11: Comparator filter runs with a Sinc <sup>3</sup> structure									
	6		IE	ΞL	0: TI	Low-level interrupt enable. 0: The low-level interrupt flag as well as the output INT is disabled for this particular flag 1: The low-level interrupt flag is enabled									
	5		IE	ΕH	0: TI	High-level interrupt enable. 0: The high-level interrupt flag as well as the output INT is disabled for this p 1: The high-level interrupt flag is enabled							particula	r flag	
	4–0		COSR4	-COSR0	Oversampling ratio. The actual rate is COSR + 1. These bits set the oversampling ratio of the filter. 0xFF represents an oversampling ratio of 256.										

## Control Register (address 0x19)

The Control Register controls the signal pattern generator and the interrupt and acknowledge pin behavior. It specifies the interrupt and acknowledge pin polarities, the master interrupt enable and the signal pattern generator length. Table 20 shows the Control Register.

				Table 20. Control Register												
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 1	0 Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
AP	IP	MIE	_	-	_	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	
'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	
RW	RW	RW	R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	
BIT	POSITIO	N	B	IT		DESCRIPTION										
	15 AF				0:	Acknowledge polarity for pin ACK. 0: New data is signaled with a '1' on the pin ACK 1: New data is signaled with a '0' on the pin ACK										
	14		I	Ρ	0:	Interrupt polarity for pin INT. 0: An interrupt is signaled with a positive transition on the pin INT 1: An interrupt is signaled with a negative transition on the pin INT										
	13		M	1IE	0: 1:	aster interru Interrupt pi Interrupt pi nabled).	n and int	errupt fla							dually	
	12–10 –						ays read	'0'.								
	9–0		PC9	PC9–PC0 Pattern count. Defines the length of the shift register for the signal generator												

## Pattern Register (address 0x1A)

The shift register of the signal generator is written through the Pattern Register. Each time this register is written, the shift register is shifted 16 bits upwards and the written data is stored in the 16 LSBs of the shift register. The Pattern Register is a write-only register; a read always returns 0x0000. Table 21 describes the Pattern Register.

#### Table 21. Pattern Register

										0						
'0'         '0' <th'0'< th=""> <th'0'< th=""> <th'0'< th=""></th'0'<></th'0'<></th'0'<>	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
W         W	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0
W         W										1						
BIT POSITION BIT DESCRIPTION	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'
	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
15–0 SP15–SP0 Shift register pattern.	BIT	POSITIO	N	В	BIT					D	ESCRIP	TION				
		15–0 SP15–SP0				Shift	Shift register pattern.									



# Clock Divider Register (address 0x1B)

The Clock Divider Register sets up the signal generator, the modulator clock division and the signal generator clock. Table 22 shows the Clock Divider Register.

					Ia		CIUCK	Divide	Negia							
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
-	-	-	HBE	MFE	SGE	PCAL	SCS1	SCS0	MD2	MD1	MD0	SD3	SD2	SD1	SD0	
'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	
R	R	R	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	
BIT	POSITIO	N	E	BIT					D	ESCRIP	TION					
	15–13			-	Unu	sed. Alwa	ays read	'0'.								
	12		Н	BE	0: T	Signal Generator High-Current Output. 0: The high current option for pins PWM1 and PWM2 is disabled 1: The PWM1 and PWM2 outputs are in High Current Mode										
	11		Μ	IFE	Reg 0: S	<ul><li>Master Filter Enable. Functionally AND'ed with bit FEN in the Sinc Filter Parameter Register.</li><li>0: Sinc filter units of all filter modules are disabled.</li><li>1: Sinc filter units can be enabled if bit FEN is '1'.</li></ul>										
	10		S	Signal Generator enable. SGE 0: Signal generator is disabled 1: Signal generator is enabled												
	9 PCAL					oration sta The pha	o this bit atus: se calibra	ion. starts the ation is per tion is per	erforming		n. Readin	ig this bit	shows th	ne phase		
	8–7		SCS1	-SCS0	sele 00: 01: 10:	<ul> <li>Signal generator Control Select (necessary for Phase Calibration and Demodulation on the selected channel).</li> <li>00: The phase calibration is performed on filter module 1</li> <li>01: The phase calibration is performed on filter module 2.</li> <li>10: The phase calibration is performed on filter module 3.</li> <li>11: The phase calibration is performed on filter module 4.</li> </ul>										
	6–4		MD2	-MD0		Modulator clock divider. The coding is equal to the first eight codes in SD; see below.										
	3–0		SD3	⊢SD0	0000 0001 0010 0100 0110 0101 0101 1000 1000 1001 1011 1011 1100 1100 1100 1100	1: Outgoi 0: Outgoi 1: Outgoi	divider is ng clock ng clock	divider. off, outgo is divided is divided	by 2 by 3 by 4 by 5 by 6 by 7 by 8 by 9 by 10 by 11 by 12 by 13 by 14 by 15	< equals	incoming	clock				

#### Table 22. Clock Divider Register



#### SBAS372D-APRIL 2006-REVISED MAY 2009

# Status Register (address 0x1C)

The Status Register shows the overflow conditions of the timer and the integrator, and the locked status of the Manchester Decoder. When the Status Register is read, the flags MAFx, TOx and IOx are reset. Table 23 describes the Status Register.

Table 23. Status Register																
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
MAL4	MAL3	MAL2	2 MAL1	MAF4	MAF3	MAF2	MAF1	TO4	IO4	TO3	103	TO2	102	TO1	IO1	
'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	
BIT	POSITIO	N	E	ыт						DESCRIPT	ΓΙΟΝ					
	15		M	AL4	0: Th	e automat	ic Manche	s for filter r ester encoe ester encoe	der calibra			erly ble to perfo	orm a succ	essful cali	oration	
	14		M	AL3	0: Th	Manchester locked status for filter module 3. 0: The automatic Manchester encoder calibration is working properly 1: The automatic Manchester encoder calibration has not been able to perform a successful c									oration	
	13		M	AL2	0: Th	Manchester locked status for filter module 2. 0: The automatic Manchester encoder calibration is working properly 1: The automatic Manchester encoder calibration has not been able to perform a success								essful cali	oration	
	12		M	AL1	0: Th	Manchester locked status for filter module 1. 0: The automatic Manchester encoder calibration is working properly 1: The automatic Manchester encoder calibration has not been able to perform a successful calibration										
	11		M	AF4	0: Th	Manchester failure status for filter module 4. 0: The automatic Manchester encoder calibration has worked properly since last read access 1: The automatic Manchester encoder has detected problems since last read access										
	10		M	AF3	0: Th	Manchester failure status for filter module 3. 0: The automatic Manchester encoder calibration has worked properly since last read access 1: The automatic Manchester encoder has detected problems since last read access										
	9		M	AF2	0: Th	e automat	ic Manche		der calibra			perly since ce last rea		access		
	8		M	AF1	0: Th	e automat	ic Manche		der calibra			perly since ce last rea		access		
	7		Т	04	0: No	Time counter overflow for filter module 4. 0: No overflow has occurred 1: An overflow occurred in the time measurement unit in filter module 4										
	6		ļ	O4	0: No	Integrator overflow for filter module 4. 0: No overflow has occurred 1: An overflow occurred in the integrator unit in filter module 4										
	5		Т	O3	0: No	Time counter overflow for filter module 3. 0: No overflow has occurred 1: An overflow occurred in the time measurement unit in filter module 3										
	4		ļ	O3	0: No	Integrator overflow has occurred 1: An overflow has occurred 1: An overflow occurred in the integrator unit in filter module 3										
	3		Т	02	0: No	overflow	has occur	r filter mod red n the time		nent unit ir	n filter moo	lule 2				
	2		l	02	0: No	Integrator overflow for filter module 2. 0: No overflow has occurred 1: An overflow occurred in the integrator unit in filter module 2										
	1		т	01	0: No	overflow	has occur	r filter mod red n the time		nent unit ir	n filter moo	lule 1				
	0		l	D1	0: No	overflow	has occur	er module red n the integ		n filter mo	dule 1					

## Table 23. Status Register



#### Data Registers (addresses 0x1D, 0x1F, 0x21 and 0x23)

The Data Registers store the latest data from either the sinc filter or the integrator output for each filter module. The data is presented in two's complement 16-bit or 32-bit format. The bit DR in the Integrator Parameter Register controls the bit width of the Data Register. It takes two bytes to read the 16-bit formatted data and four bytes to read the 32-bit formatted data. The acknowledge flag for the appropriate filter module is cleared when reading the Data Register. Table 24 describes the Data Register in 16-bit formatting.

					lable	24. Dai	la Regi	Ster (I		ormatj					
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
BIT POSITION BIT DESCRIPTION															
	15–0 D15–D0 Data from the sinc filter or the integrator filter in 16-bit formatting.														

#### Table 24. Data Register (16-Bit Format)

Table 25 describes the Data Register in 32-bit formatting.

	Table 25. Data Register (32-Bit Format)														
Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
D31	D30	D29	D28	D27	D26	D25	D24	D23	D22	D21	D20	D19	D18	D17	D16
'0'	'0'	'0'	'0'	'0'	'0'	'0'	'O'	'0'	'0'	'0'	'O'	'0'	'0'	'0'	'0'
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
BIT	POSITIO	N	В	IT		DESCRIPTION									
	31–0 D31–D0 Data from the sinc filter or the integrator filter in 32-bit formatting.														

### Time Registers (addresses 0x1E, 0x20, 0x22 and 0x24)

The Time Registers store the latest time information for each filter module. The data is presented in straight binary 16-bit format. The bit TMx in the Control Parameter Register controls the mode of the time measure unit. Table 26 describes the Time Registers.

Table 26. Time Register	rs
-------------------------	----

Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TD14	TD13	TD12	TD11	TD10	TD9	TD8	TD7	TD6	TD5	TD4	TD3	TD2	TD1	TD0
'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'	'0'
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
BIT POSITION BIT DESCRIPTION														
15–0		TD15	-TD0	Data	from the	time me	asure un	it.						
	TD14 '0' R <b>POSITIO</b>	TD14         TD13           '0'         '0'           R         R           POSITION	TD14         TD13         TD12           '0'         '0'         '0'           R         R         R           POSITION         B	TD14     TD13     TD12     TD11       '0'     '0'     '0'     '0'       R     R     R       POSITION     BIT	TD14         TD13         TD12         TD11         TD10           '0'         '0'         '0'         '0'         '0'         '0'           R         R         R         R         R         R           POSITION         BIT         Image: Total state st	TD14     TD13     TD12     TD11     TD10     TD9       '0'     '0'     '0'     '0'     '0'     '0'       R     R     R     R     R	TD14     TD13     TD12     TD11     TD10     TD9     TD8       '0'     '0'     '0'     '0'     '0'     '0'     '0'       R     R     R     R     R     R	TD14     TD13     TD12     TD11     TD10     TD9     TD8     TD7       '0'     '0'     '0'     '0'     '0'     '0'     '0'     '0'       R     R     R     R     R     R     R       POSITION     BIT	TD14     TD13     TD12     TD11     TD10     TD9     TD8     TD7     TD6       '0'     '0'     '0'     '0'     '0'     '0'     '0'     '0'     '0'       R     R     R     R     R     R     R     R       POSITION     BIT     E     E     D	TD14         TD13         TD12         TD11         TD10         TD9         TD8         TD7         TD6         TD5           '0'<	TD14     TD13     TD12     TD11     TD10     TD9     TD8     TD7     TD6     TD5     TD4       '0'	TD14     TD13     TD12     TD11     TD10     TD9     TD8     TD7     TD6     TD5     TD4     TD3       '0'	TD14       TD13       TD12       TD11       TD10       TD9       TD8       TD7       TD6       TD5       TD4       TD3       TD2         '0'	TD14       TD13       TD12       TD11       TD10       TD9       TD8       TD7       TD6       TD5       TD4       TD3       TD2       TD1         '0'



### APPLICATION INFORMATION

The AMC1210 is designed for use in motor control systems utilizing delta-sigma modulators, particularly the ADS120x family of modulators.

#### **Resolver Applications**

Resolvers are used in motor control to determine the angular position and speed of the motor. The resolver consists of three coils, one connected to the rotor and the other two situated orthogonally on the stator. By supplying a sine wave carrier signal to the rotor coil, a voltage is magnetically coupled onto the stator coils, of which the amplitude of the signal is directly proportional to the position of the rotor. By digitizing the stator signals, the exact position of the rotor can be mathematically calculated.




Figure 23 shows a block diagram of a standard resolver application.

Figure 23. Typical Resolver Application with AMC1210

The AMC1210, along with the ADS120x family of modulators, provides a high-resolution resolver-to-digital converter. The user can program a carrier signal that is synchronous with the data rate of the modulator. The modulators digitize the resulting sine and cosine signals from the resolver. The AMC1210 then filters the modulator data with the sinc filter. The resulting data can then be passed to the integrator, where demodulation occurs.

The demodulated signal first gets multiplied by the polarity of the carrier signal. If the integrator is programmed with the correct OSR, it sums a clock cycle of the rectified signal. The resulting signal is the *baseband* signal of the sine or cosine wave. These values can then be processed by a microcontroller to obtain the actual digital representation of the motor position.

Several factors need to be considered for a high-performance resolver design. The first item of importance is to establish the timing of the motor control loop. This timing is the rate at which the microcontroller updates the motor driving circuitry. A typical application synchronizes the frequency of the carrier signal to the motor control loop frequency. With a known motor control frequency and a system clock frequency, the user can determine how to set up the AMC1210 for optimal performance. Example 2 shows how the AMC1210 would be set up with a carrier frequency of 8kHz and a system clock frequency of 32MHz.



AMC1210

(3)

#### Example 2: AMC1210 Configuration with 8kHz Carrier Frequency and 32MHz System Clock Frequency

Motor control loop frequency = 
$$f_{CARRIER} = 8$$
kHz

$$f_{CLK} = 32MHz$$
(4)

The carrier frequency is generated using the signal generator, which uses the CLK signal for timing. In order to achieve optimal resolution on the carrier signal, it is recommended to use the largest number of bits possible, up to 1024, for a single cycle of the carrier signal. In this example, the length of the signal generator (PC9–PC0 in the Control Register) was chosen to be 1000. This length means the carrier frequency will be:

$$f_{CARRIER} = \frac{f_{CLK}}{(N_{CDiv} \cdot N_{PAT})} = \frac{32MHz}{(N_{CDiv} \cdot 1000)}$$
(5)

Now the Clk\_divider value for the signal generator (SD3–SD0 in the Clock Divider Register) can be calculated:

$$CLK\_Divider = \frac{f_{CLK}}{(f_{CARRIER} \cdot N_{PAT})} = \frac{32MHz}{(8kHz \cdot 1000)} = 4$$
(6)

Therefore, the user can generate a carrier frequency of 8kHz using a CLK speed of 32MHz, and programming bits PC9–PC0 to 999 (1000 - 1) and bits SD3–SD0 to 3 (4 - 1).

The next matter of importance is to determine the optimal speed versus resolution tradeoff on the modulator. Figure 24 shows the tradeoff in performance for speed on the ADS1205 modulator. A higher OSR can provide increased ENOB (effective number of bits); however, it requires more data from the converter, resulting in an increased filter delay.




Figure 24. Effective Number of Bits vs Oversampling Ratio (ADS1205)

For maximum resolution, it is best to run the modulator as fast as possible. The speed of the modulator determines what oversampling ratio is needed on the sinc filter and the integrator. In order to synchronize to the motor control loop, the modulator must be decimated down by an integer divisor of the modulator frequency. This relationship is given in Equation 7.

 $f_{MODULATOR} = (f_{CARRIER} \cdot SOSR \cdot ISOR) / N_{INT}$ 

(7)

Where  $N_{INT}$  is the number of carrier signal cycles that will be integrated over. This value is usually set to 1; refer to the application note Using the AMC1210 in Resolver Motor Control Systems (SBAA144) for more detail.

### AMC1210

SBAS372D-APRIL 2006-REVISED MAY 2009

For this example, running the ADS1205 at 16MHz works well. Equation 8 gives the total OSR.

$$SOSR \cdot ISOR = \frac{f_{MODULATOR}}{f_{CARRIER}} = 2000$$

At this point, the sinc filter oversampling ratio (SOSR) and the integrator oversampling ratio (IOSR) can be defined. From Figure 15, we can see that the best value for ENOB for equivalent OSR values comes from the Sinc<sup>3</sup> filter. Therefore, it makes the most sense to choose the Sinc<sup>3</sup> filter with a high OSR value. To satisfy Equation 8, the product of the SOSR and ISOR must be 2000. Choosing a Sinc<sup>3</sup> filter with an SOSR value of 125 and an ISOR value of 16 produces this result. and gives the following ENOB: ENOB = ENOB Sincfilter + ENOB Integrator = 14 + 2 = 16(9)

With these values, we can calculate the frequency of data coming out of the Sinc<sup>3</sup> filter:

$$f_{SINC^3} = \frac{f_{MODULATOR}}{SOSR} = 128 \text{kHz}$$
(10)

and the frequency of data coming out of the integrator:

$$f_{\rm INTEGRATOR} = \frac{T_{\rm SINC^3}}{\rm IOSR} = 8\rm kHz$$
(11)

The demodulation function allows the integrator to sum a full rectified cycle of the carrier signal. When choosing IOSR = 16, the integrator will sum 16 samples of the digital filter. The demodulation causes a loss of ENOB of approximately 0.5LSB. This demodulation error gives a total system ENOB = 15.5.

In order for this function to work correctly, the phase must be properly aligned between the carrier frequency and the modulator. To perform phase calibration, the carrier frequency, resolver and modulator must be running at the desired rate.

Calculating the angle from two separate channels requires both channels integrating over the same period of time. To ensure that the integrators in separate channels are triggered at the same point in time, the bit MFE in the Clock Divider Register can be used. When MFE is low, all sinc filters are disabled. Conversely, when MFE goes high, all sinc filters that have bit FEN in the Sinc Filter Parameter register high are enabled. The integrator period, when in oversampling mode, is triggered by enabling the sinc filter. Therefore, when MFE goes high, all integrator periods are started simultaneously. This event only works if every other set-up procedure is done before MFE is set high.

www.ti.com

(8)



If the drive current needed for the PWM1 or PWM2 pin is in excess of 100mA, or if filtering is desired for a cleaner signal, extra circuitry is required. Figure 25 shows a typical schematic using the AMC1210 and ADS1205 in a resolver application.




Figure 25. Typical Schematic for Resolver Application

### SBAS372D-APRIL 2006-REVISED MAY 2009

### Current Measurement

The AMC1210 can also serve as a stand-alone digital filter for modulator signals coming from current-shunt measurements. Performing the digital filtering in the AMC1210 frees resources in the microcontroller or DSP from having to perform the constant processing required to ensure nonstop monitoring of the motor currents. For example, a common application may require both real-time monitoring of motor over-current situations as well as constant high-resolution data to monitor motor speed. A single filter module in the AMC1210 can perform both high-resolution data filtering as well as provide a fast response, programmable over-current interrupt flag.

#### **Current Shunt Measurement**

Current shunt measurements require a small differential signal range (< 1V) and high voltage isolation. This configuration can be incorporated with the AMC1210 with a delta-sigma modulator on the shunt side and a digital isolation device providing common-mode voltage isolation; see Figure 26.




Figure 26. Application Diagram—Isolated Current Measurement

The AMC1210 offers two different ways of current measurement from a modulator. For stable currents, using the modulator along with the  $Sinc^3$  filter offers up to 18.9 effective bits of resolution at an OSR = 256 at a modulator rate of 10MHz.

For unstable currents, the integrator can be used in place of (or in combination with) the digital filter to give an average filter value. When used with the time measurement unit, the integrator provides additional filtering (averaging). This averaging is achieved by using the timer in Mode 2 and the integrator in Sample-and-Hold Mode. On a rising edge of the selected Sample-and-Hold signal, both the integrator and the timer store their current values, reset and begin again. These values, once read from their respective registers, are used to calculate the average value by simply dividing the integrator value by the timer value. Figure 27 illustrates this functionality.

Texas INSTRUMENTS

SBAS372D-APRIL 2006-REVISED MAY 2009




Figure 27. Typical Integrator Sequence

Using the integrator with a digital filter provides improved noise performance for a marginal amount of delay. For example, a Sinc<sup>2</sup> filter with an SOSR of 16, combined with an integrator with an IOSR of 64, offers three bits of ENOB improvement at the cost of 1.6µs delay.

The integrator and modulator can also be used together to calculate an average value of high bits (1) and low bits (-1) coming from the modulator in a floating point factor between -1 and 1. Through bypassing the sinc filter unit, the modulator output can be summed directly by the integrator. By setting up the timer and the integrator in the same way as discussed in the previous example (TM = 1, IMOD = 1), an external signal (SHx) triggers the integrator and timer to run simultaneously. Dividing the resulting integrator data by the time data generates a value between -1 and 1. This calculation represents a ratio of high or low bits to the total number of samples, where -1.0 is all low bits, 0.0 is an even number of high and low bits, and 1.0 is all high bits.

#### **Over-Current Measurement**


Configuring the AMC1210 for successful over-current measurement requires an understanding of the necessary design conditions. The first parameter to keep in mind is the settling time. Once the user has established a maximum settling time for an over-current event (the time between the over-current event and the first data sample that exceeds the comparator threshold) that the system can tolerate, a corresponding digital filter can be chosen.

Figure 28 shows settling times with the ADS1203 operating at 10MHz. As the allowable settling time is increased, the amount of data that is filtered is increased, resulting in a higher ENOB. In this example, a modulator rate of 10MHz is used. However, it should be noted that the user can also run the ADS1203 at 16MHz. This speed will decrease the settling time by a factor of 1.6; however, power consumption will be increased.

## AMC1210

#### SBAS372D-APRIL 2006-REVISED MAY 2009

Copyright © 2006–2009, Texas Instruments Incorporated



#### Figure 28. Effective Number of Bits vs Settling Time (ADS1203)

The user should choose a digital filter that gives the maximum ENOB for the desired settling time. If a  $3.2\mu s$  settling time is assumed, the user should select a Sinc<sup>2</sup> filter. For any delay greater than  $4\mu s$ , the user should choose a Sinc<sup>3</sup> filter.

The total delay can be represented by Equation 12:

 $Group\_Delay = Order\_of\_Filter \cdot \frac{OSR}{f_{MODULATOR}}$ 

We can then calculate what OSR is necessary to achieve a delay time of 3.2µs by using Equation 13.

$$OSR = \frac{Group\_Delay \cdot f_{MODULATOR}}{Order\_of\_Filter} = \frac{3.2\mu s \cdot 10MHz}{2} = 16$$
(13)

A Sinc<sup>2</sup> comparator filter with an OSR of 16 satisfies the settling time requirements for this example system. A high and low comparator value can be chosen by referring to Table 9. For the present example, the comparator filter is capable of a span of 256 codes (from 0 to 256). If an over-current situation is defined at  $\pm 25\%$  of the modulator full-scale range, the High Level Threshold level (HLT15–0) and Low Level Threshold level (LLT15–0) should be set to a maximum value of 64 from the full-scale values, or 64 to 192. It may also be necessary to lower this value to avoid an accidental over-current situation. If a 5% guardband is presumed, the threshold level should be set to 60 and 196.

#### Hall Sensor Measurement

The AMC1210 can be used directly with the ADS120x family of modulators to interface with Hall sensors in order to provide magnetic field strength measurements. The ADS1208 is a 16-bit, second order, delta-sigma modulator with Hall element biasing circuitry. By connecting the MCLK and MDATA lines of the ADS1208 to the INx and CLKx lines, the AMC1210 needs only a system clock to provide filtered data from the modulator.



www.ti.com

(12)



SBAS372D-APRIL 2006-REVISED MAY 2009

### **Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (August 2007) to Revision D	Page
Updated front page graphic to reflect AMC1203 instead of joint ADS1203 and ISO721	1
Corrected Table 5 to reflect 24-bit transfer	
Updated Equation 7 and added application note reference	
Changes from Revision B (July 2007) to Revision C	Page

• /	ded note under pin out in Device Information
-----	--



### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
AMC1210IRHAR	Active	Production	VQFN (RHA)   40	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	AMC
									1210
AMC1210IRHAR.A	Active	Production	VQFN (RHA)   40	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	AMC
									12101
AMC1210IRHAT	Active	Production	VQFN (RHA)   40	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	AMC
									12101
AMC1210IRHAT.A	Active	Production	VQFN (RHA)   40	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	AMC
									1210

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## PACKAGE OPTION ADDENDUM

23-May-2025


## PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions a	are nominal
-------------------	-------------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC1210IRHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q2



## PACKAGE MATERIALS INFORMATION

1-Sep-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC1210IRHAR	VQFN	RHA	40	2500	350.0	350.0	43.0

## **RHA 40**


6 x 6, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






## **RHA0040D**



## **PACKAGE OUTLINE**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




## **RHA0040D**

# **EXAMPLE BOARD LAYOUT**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view.




## **RHA0040D**

# **EXAMPLE STENCIL DESIGN**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated