

AMC0381D-Q1 Automotive, Precision, High-Voltage DC Input, Reinforced Isolated Amplifier With Fixed-Gain Differential Output

1 Features

- AEC-Q100 qualified for automotive applications:
 - Temperature grade 1: –40°C to 125°C, T_A
- Integrated, high-voltage resistive divider for direct DC voltage sensing without external resistors
- Better than 1% accuracy over temperature and lifetime without system-level calibration
- · Differential output
- Supply voltage range:
 - High-side (VDD1): 3.0V to 5.5V
 - Low-side (VDD2): 3.0V to 5.5V
- Low DC errors:
 - Offset error: ±1.5mV (maximum)
 - Offset drift: ±20µV/°C (maximum)
 - Attenuation error: ±0.25% (maximum)
 - Attenuation drift: ±40ppm/°C (maximum)
 - Nonlinearity: 0.05% (maximum)
- High CMTI: 50V/ns (minimum)
- · Low EMI: Meets CISPR-11 and CISPR-25 limits
- Available input options:
 - AMC0381D06-Q1: 600V, 10MΩ
 AMC0381D10-Q1: 1000V, 12.5MΩ
 AMC0381D16-Q1: 1600V, 33MΩ
- Safety-related certifications:
 - 7000V_{PK} reinforced isolation per DIN EN IEC 60747-17 (VDE 0884-17)
 - 5000V_{RMS} isolation for 1 minute per UL1577

2 Applications

- Traction inverters
- Onboard chargers
- DC/DC converters
- Battery junction box

3 Description

The AMC0381D-Q1 is a precision, galvanically isolated amplifier with a high-voltage DC, high impedance input, and fixed-gain, differential output. The input is designed to connect directly to a high-voltage signal source.

The isolation barrier separates parts of the system that operate on different common-mode voltage levels. The isolation barrier is highly resistant to magnetic interference and is certified to provide reinforced isolation of up to 5kV_{RMS} (60s).

The AMC0381D-Q1 outputs a differential signal that is proportional to the input voltage. The differential output is insensitive to ground shifts and enables routing the output signal over long distances.


The AMC0381D-Q1 is available in three linear input voltage ranges: 600V, 1000V, and 1600V. With an integrated precision resistive divider, the AMC0381D-Q1 achieves better than 1% accuracy over the full temperature range, including lifetime drift.

The AMC0381D-Q1 is available in a 15-pin, 0.65mm pitch SSOP package and is fully specified over the temperature range from -40°C to +125°C.

Package Information

| PART NUMBER | PACKAGE ⁽¹⁾ | PACKAGE SIZE ⁽²⁾ |
|-------------|------------------------|-----------------------------|
| AMC0381D-Q1 | DFX (SSOP, 15) | 12.8mm × 10.3mm |

- (1) For more information, see the *Mechanical, Packaging, and*Orderable addendum
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Typical Application



Table of Contents

| 1 Features | 1 |
|--------------------------------------|----------------|
| 4 Pin Configuration and Functions | |
| 5 Specifications | |
| 5.1 Absolute Maximum Ratings | |
| 5.2 ESD Ratings | <u>5</u> |
| 5.3 Recommended Operating Conditions | |
| 5.4 Thermal Information | 6 |
| 5.5 Power Ratings | <mark>6</mark> |
| 5.6 Insulation Specifications | 7 |
| 5.7 Safety-Related Certifications | 8 |
| 5.8 Safety Limiting Values | 8 |
| 5.9 Electrical Characteristics | 9 |
| 5.10 Switching Characteristics | 10 |
| 5.11 Timing Diagram | 10 |
| 6 Detailed Description | |
| 6.1 Overview | |
| 6.2 Functional Block Diagram | 11 |

| | 6.3 Feature Description | . 11 |
|----|---|------|
| | 6.4 Device Functional Modes | .13 |
| 7 | Application and Implementation | . 15 |
| | 7.1 Application Information | |
| | 7.2 Best Design Practices | .15 |
| | 7.3 Power Supply Recommendations | .16 |
| | 7.4 Layout | .16 |
| 8 | Device and Documentation Support | |
| | 8.1 Documentation Support | . 18 |
| | 8.2 Receiving Notification of Documentation Updates | |
| | 8.3 Support Resources | . 18 |
| | 8.4 Trademarks | . 18 |
| | 8.5 Electrostatic Discharge Caution | .18 |
| | 8.6 Glossary | .18 |
| 9 | Revision History | . 18 |
| 10 | Mechanical, Packaging, and Orderable | |
| | Information | . 18 |
| | 10.1 Mechanical Data | . 19 |



Device Comparison Table

Table 4-1. Device Comparison

| DEVICE | R1 | R2 | DIVIDER RATIO | LINEAR INPUT RANGE | CLIPPING VOLTAGE | ABS MAX INPUT VOLTAGE |
|-------------------|--------|--------|------------------|-----------------------|---------------------|--------------------------|
| AMC0381D06-Q1 (1) | 10ΜΩ | 16.6kΩ | 601:1 | 600V | 769V | 900V |
| AMC0381D10-Q1 | 12.5ΜΩ | 12.5kΩ | 1001:1 | 1000V | 1281V | 1500V |
| AMC0381D16-Q1 (1) | 33ΜΩ | 21kΩ | 1601:1 | 1600V | 2049V | 2000V |

⁽¹⁾ Product preview.



4 Pin Configuration and Functions




Figure 4-1. DFX Package, 15-pin SOIC (Top View)

Table 4-1. Pin Functions

| PIN | | TYPE | | | |
|------------------------|------|------------------|--|--|--|
| NO. | NAME | IIFE | DESCRIPTION | | |
| 1 | HVIN | Analog input | High-voltage input | | |
| 2 | INN | Analog input | Ground sense pin and inverting analog input to the modulator. Connect to GND1. | | |
| 3, 7, 8, 12, 13, 15 | NC | N/A | No internal connection. The pin can be connected to any potential or left floating. | | |
| 4 | SNSP | Analog input | Sense voltage pin and non-inverting analog input to the modulator. Connect to an external filter capacitor or leave floating. | | |
| 5 | VDD1 | High-side power | Analog (high-side) power supply ⁽¹⁾ | | |
| 6 | GND1 | High-side ground | High-side ground | | |
| 9 | GND2 | Low-side ground | Low-side ground | | |
| 10 | OUTN | Analog output | Inverting analog output | | |
| 11 | OUTP | Analog input | Noninverting analog output | | |
| 14 | VDD2 | Low-side power | Low-side power supply ⁽¹⁾ | | |

(1) See the *Power Supply Recommendations* section for power-supply decoupling recommendations.



5 Specifications

5.1 Absolute Maximum Ratings

see(1)

| | | MIN | MAX | UNIT |
|--------------------------|---|-------------|------------|------|
| Davier averality saltana | High-side, VDD1 to GND1 | -0.3 | 6.5 | V |
| Power-supply voltage | Low-side, VDD2 to GND2 | -0.3 | 6.5 | V |
| Analog input voltage | HVIN to GND1, AMC0381D06-Q1 | -150 | 900 | |
| | HVIN to GND1, AMC0381D10-Q1 | -150 | 1500 | V |
| | HVIN to GND1, AMC0381D16-Q1 | -150 | 2000 | |
| | SNSP, SNSN | GND1 – 0.5 | VDD1 + 0.5 | |
| Analog output voltage | OUTP, OUTN | GND2 – 0.5 | VDD2 + 0.5 | V |
| Input current | Continuous, any pin except power-supply and HVIN pins | -10 | 10 | mA |
| Temperature | Junction, T _J | | 150 | °C |
| | Storage, T _{stg} | – 65 | 150 | C |

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime

5.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|---|-------|------|
| V | Electrostatic discharge | Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ , HBM ESD classification level 2 | ±2000 | V |
| V _(ESD) | Lieurostatic distriarge | Charged-device model (CDM), per AEC Q100-011, CDM ESD classification level C6 | ±1000 | V |

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

| | | | MIN | NOM | MAX | UNIT |
|-----------------------|--|---------------------------------|-------|-----|----------|------|
| POWER | SUPPLY | | | | | |
| VDD1 | High-side power supply | VDD1 to GND1 | 3 | 5.0 | 5.5 | V |
| VDD2 | Low-side power supply | VDD2 to GND2 | 3 | 3.3 | 5.5 | V |
| ANALO | G INPUT | | | | | |
| V _{Clipping} | Nominal input voltage before clipping output | Referred to SNSP | | | 1.28 | |
| | | Referred to HVIN, AMC0381D06-Q1 | | | 769 | V |
| | | Referred to HVIN, AMC0381D10-Q1 | | | 1281 | |
| | | Referred to HVIN, AMC0381D16-Q1 | | | 2049 | |
| | Specified linear input voltage | Referred to SNSP | -0.05 | | 1 | |
| | | Referred to HVIN, AMC0381D06-Q1 | -30 | | 600 | V |
| V_{FSR} | | Referred to HVIN, AMC0381D10-Q1 | -50 | | 1000 | |
| | | Referred to HVIN, AMC0381D16-Q1 | -80 | | 1600 | |
| TEMPER | RATURE RANGE | | ' | | <u> </u> | |
| T _A | Specified ambient temperature | | -40 | | 125 | °C |



5.4 Thermal Information

| | THERMAL METRIC(1) | DFX (SSOP) | UNIT |
|-----------------------|--|------------|------|
| | I DERMAL METRIC | 15 PINS | UNII |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 86.9 | °C/W |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 36.7 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 43.5 | °C/W |
| Ψ_{JT} | Junction-to-top characterization parameter | 17 | °C/W |
| Ψ_{JB} | Junction-to-board characterization parameter | 41.8 | °C/W |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | N/A | °C/W |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Power Ratings

| | PARAMETER | TEST CONDITIONS | VALUE | UNIT |
|-----------------|--|--------------------|-------|-------|
| P _D | Maximum power dissipation (both sides) | AVDD = DVDD = 5.5V | TBD | mW |
| D | P _{D1} Maximum power dissipation (high-side) | AVDD = 3.6V | TBD | mW |
| FD1 | | AVDD = 5.5V | TBD | IIIVV |
| В | Nacional de la constitución de l | DVDD = 3.6V | TBD | mW |
| P _{D2} | Maximum power dissipation (low-side) | DVDD = 5.5V | TBD | IIIVV |

Submit Document Feedback



5.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | VALUE | UNIT |
|-------------------|---|--|--------------------|------------------|
| GENER | AL | | | |
| CLR | External clearance ⁽¹⁾ | Shortest pin-to-pin distance through air | ≥ 8 | mm |
| CPG | External creepage ⁽¹⁾ | Shortest pin-to-pin distance across the package surface | ≥ 9.2 | mm |
| DTI | Distance through insulation | Minimum internal gap (internal clearance) of the double insulation | ≥ 15.4 | μm |
| CTI | Comparative tracking index | DIN EN 60112 (VDE 0303-11); IEC 60112 | ≥ 600 | V |
| | Material group | According to IEC 60664-1 | I | |
| | Overvoltage category | Rated mains voltage ≤ 600V _{RMS} | 1-111 | |
| | per IEC 60664-1 | Rated mains voltage ≤ 1000V _{RMS} | I-II | |
| DIN EN | IEC 60747-17 (VDE 0884-17)(2) | | | |
| V _{IORM} | Maximum repetitive peak isolation voltage | At AC voltage | 1410 | V _{PK} |
| V | Maximum-rated isolation | At AC voltage (sine wave) | 1000 | V _{RMS} |
| V_{IOWM} | working voltage | At DC voltage | 1410 | V _{DC} |
| V _{IOTM} | Maximum transient isolation voltage | V _{TEST} = V _{IOTM} , t = 60s (qualification test), V _{TEST} = 1.2 × V _{IOTM} , t = 1s (100% production test) | 7000 | V _{PK} |
| V _{IMP} | Maximum impulse voltage(3) | Tested in air, 1.2/50µs waveform per IEC 62368-1 | 7700 | V _{PK} |
| V _{IOSM} | Maximum surge isolation voltage ⁽⁴⁾ | Tested in oil (qualification test), 1.2/50µs waveform per IEC 62368-1 | 10000 | V _{PK} |
| | | Method a, after input/output safety test subgroups 2 and 3, $V_{pd(ini)} = V_{IOTM}$, $t_{ini} = 60s$, $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10s$ | ≤ 5 | |
| a | Apparent charge ⁽⁵⁾ | Method a, after environmental tests subgroup 1, $V_{pd(ini)} = V_{IOTM}$, $t_{ini} = 60s$, $V_{pd(m)} = 1.6 \times V_{IORM}$, $t_m = 10s$ | ≤ 5 | 200 |
| q _{pd} | Apparent charge | Method b1, at preconditioning (type test) and routine test, $V_{pd(ini)} = 1.2 \times V_{IOTM}$, $t_{ini} = 1$ s, $V_{pd(m)} = 1.875 \times V_{IORM}$, $t_m = 1$ s | ≤ 5 | — pC |
| | | Method b2, at routine test $(100\% \text{ production})^{(7)}$ $V_{pd(ini)} = V_{pd(m)} = 1.2 \times V_{IOTM}, t_{ini} = t_m = 1s$ | ≤ 5 | |
| C _{IO} | Barrier capacitance, input to output ⁽⁶⁾ | $V_{IO} = 0.5 V_{PP}$ at 1MHz | ~1.5 | pF |
| | | V _{IO} = 500V at T _A = 25°C | > 10 ¹² | |
| R_{IO} | Insulation resistance, input to output ⁽⁶⁾ | V _{IO} = 500V at 100°C ≤ T _A ≤ 125°C | > 10 ¹¹ | Ω |
| | input to output | V _{IO} = 500V at T _S = 150°C | > 10 ⁹ | |
| | Pollution degree | | 2 | |
| | Climatic category | | 55/125/21 | |
| UL1577 | . | | • | • |
| V _{ISO} | Withstand isolation voltage | $V_{TEST} = V_{ISO}$, t = 60s (qualification test), $V_{TEST} = 1.2 \times V_{ISO}$, t = 1s (100% production test) | 5000 | V _{RMS} |

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.
- (2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air to determine the surge immunity of the package.
- (4) Testing is carried in oil to determine the intrinsic surge immunity of the isolation barrier.
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (6) All pins on each side of the barrier are tied together, creating a two-pin device.
- (7) Either method b1 or b2 is used in production.



5.7 Safety-Related Certifications

| VDE | UL |
|--|--|
| DIN EN IEC 60747-17 (VDE 0884-17), EN IEC 60747-17, DIN EN IEC 62368-1 (VDE 0868-1), EN IEC 62368-1, IEC 62368-1 Clause: 5.4.3; 5.4.4.4; 5.4.9 | Recognized under 1577 component recognition and CSA component acceptance NO 5 programs |
| Reinforced insulation | Single protection |
| Certificate number: Pending | File number: Pending |

5.8 Safety Limiting Values

Safety limiting(1) intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to over-heat the die and damage the isolation barrier potentially leading to secondary system failures.

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------|---|--|-----|-----|-----|------|
| Is | Safety input, output, or supply current | $R_{\theta JA}$ = TBD°C/W, VDDx = 5.5V, T _J = 150°C, T _A = 25°C | | | TBD | mA |
| Is | Safety input, output, or supply current | $R_{\theta,JA}$ = TBD°C/W, VDDx = 3.6V, T _J = 150°C, T _A = 25°C | | | TBD | mA |
| Ps | Safety input, output, or total power | $R_{\theta JA} = TBD^{\circ}C/W$, $T_J = 150^{\circ}C$, $T_A = 25^{\circ}C$ | | | TBD | mW |
| T _S | Maximum safety temperature | | | | 150 | °C |

The maximum safety temperature, T_S , has the same value as the maximum junction temperature, T_J , specified for the device. The I_S and P_S parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I_S and P_S. These limits vary with the ambient temperature, T_A .

The junction-to-air thermal resistance, $R_{\theta JA}$, in the Thermal Information table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum junction temperature. $P_S = I_S \times VDD_{max}$, where VDD_{max} is the maximum supply voltage for high-side and low-side.

Submit Document Feedback



5.9 Electrical Characteristics

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to +125°C, VDD1 = 3.0V to 5.5V, VDD2 = 3.0V to 5.5V, VDD2 = 0V to +1V, and $V_{SNSN} = 0V$; typical specifications are at $T_A = 25^{\circ}\text{C}$, VDD1 = 5V, VDD2 = 3.3V (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------|--|--|--------|------------------|-------|--------|
| ANALOG | INPUT | | | | | |
| | | AMC0381D06-Q1 | TBD | 10 | TBD | |
| R _{IN} | Input resistance | AMC0381D10-Q1 | TBD | 12.5 | TBD | МΩ |
| | | AMC0381D16-Q1 | TBD | 33 | TBD | |
| | | V _{HVIN} / V _{SNSP} , AMC0381D06-Q1 | | 601 | | |
| | Nominal resistive divider ratio | V _{HVIN} / V _{SNSP} , AMC0381D10-Q1 | | 1001 | | V/V |
| | | V _{HVIN} / V _{SNSP} , AMC0381D16-Q1 | | 1601 | | |
| CMTI | Common-mode transient immunity | | 50 | | | V/ns |
| ANALOG | ОИТРИТ | | | , | " | |
| | | V _{HVIN} / (V _{OUTP} – V _{OUTN}), AMC038D06-Q1 | | 601 : 2 | | |
| | Nominal attenuation | V _{HVIN} / (V _{OUTP} – V _{OUTN}), AMC038D10-Q1 | | 1001 : 2 | | V/V |
| | | V _{HVIN} / (V _{OUTP} – V _{OUTN}), AMC038D16-Q1 | | 1601 : 2 | | |
| V _{CMout} | Output common-mode voltage | | 1.39 | 1.44 | 1.49 | V |
| \/ | Clipping differential output voltage | V _{OUT} = (V _{OUTP} – V _{OUTN}); | | 2.49 | | V |
| V _{CLIPout} | Clipping differential output voltage | $V_{IN} > V_{Clipping}$ | | 2.49 | | v |
| V _{FAILSAFE} | Failsafe differential output voltage | VDD1 undervoltage, or VDD1 missing | | -2.6 | -2.5 | V |
| R _{OUT} | Output resistance | OUTP or OUTN | | <0.2 | | Ω |
| | Output short-circuit current | On OUTP or OUTN, sourcing or sinking, HVIN = GND1, outputs shorted to either GND or VDD2 | | 11 | | mA |
| DC ACCU | RACY | | | | | |
| | Input offset voltage | Referred to SNSP, T _A = 25°C, HVIN = GND1 | -1.5 | ±0.4 | 1.5 | |
| V _{OS} | | Referred to HVIN, HVIN = GND1, T _A = 25°C, AMC038D06-Q1 | -900 | ±240 | 900 | \ |
| | | Referred to HVIN, HVIN = GND1, T _A = 25°C, AMC038D10-Q1 | -1500 | ±400 | 1500 | mV |
| | | Referred to HVIN, HVIN = GND1, T _A = 25°C, AMC038D16-Q1 | -2400 | ±640 | 2400 | |
| | | Referred to SNSP, HVIN = GND1 | -0.01 | ±0.003 | 0.01 | |
| TCV _{OS} | Input offset thermal drift ⁽³⁾ | Referred to HVIN, HVIN = GND1, AMC038D06-Q1 | -6 | ±1.8 | 6 | mV/°C |
| TCV _{OS} | input oliset thermal drift. | Referred to HVIN, HVIN = GND1, AMC038D10- Q1 | -10 | ±3 | 10 | |
| | | Referred to HVIN, HVIN = GND1, AMC038D16-Q1 | -16 | ±4.8 | 16 | |
| E _A | Attenuation error ⁽¹⁾ | T _A = 25°C | -0.25 | ±0.05 | 0.25 | % |
| TCE _A | Attenuation error temperature drift ⁽⁴⁾ | | -40 | ±20 | 40 | ppm/°C |
| | Nonlinearity ⁽²⁾ | | -0.05% | ±0.01% | 0.05% | |
| | Output noise | V _{IN} = GND1, BW = 100kHz | | TBD | | μVrms |
| | | VDD1 DC PSRR, HVIN = GND1, VDD1 from 3V to 5.5V | | -80 | | |
| | D | VDD1 AC PSRR, HVIN = GND1, VDD1 with 10kHz / 100mV ripple | | -80 | | dB |
| PSRR | Power-supply rejection ratio ⁽⁵⁾ | VDD2 DC PSRR, HVIN = GND1, VDD2 from 3V to 5.5V | , | -100 | | |
| | | VDD2 AC PSRR, HVIN = GND1, VDD2 with 10kHz / 100mV ripple | | -86 | | |
| AC ACCU | RACY | 1 | | | | |
| BW | Output bandwidth | | 90 | 110 | | kHz |
| TUD | Total harmonia distantian | V _{SNSP} = 1V _{PP} , SNSN = GND1, | | 02 | | ٦D |
| THD | Total harmonic distortion | f _{IN} = 10kHz, BW = 10kHz | | _ 9 3 | | dB |



5.9 Electrical Characteristics (continued)

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to +125°C, VDD1 = 3.0V to 5.5V, VDD2 = 3.0V to 5.5V, VSNSP = 0V to +1V, and VSNSN = 0V; typical specifications are at $T_A = 25^{\circ}\text{C}$, VDD1 = 5V, VDD2 = 3.3V (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|--------------------|----------------------------------|---|------|------|------|------|--|
| SNR | Signal-to-noise ratio | V_{SNSP} = 1 V_{PP} , SNSN = GND1, f_{IN} = 1kHz, BW = 10kHz | 73 | 79 | | dB | |
| SNR | Signal-to-noise ratio | V_{SNSP} = 1 V_{PP} , SNSN = GND1, f_{IN} = 10kHz, BW = 100kHz | | 64.9 | | dB | |
| POWER S | SUPPLY | • | | | | | |
| I _{DD1} | High-side supply current | | | 5.3 | 7.5 | mA | |
| I _{DD2} | Low-side supply current | | | 3.6 | 5.1 | mA | |
| VDD1 | High-side undervoltage detection | VDD1 rising | 2.3 | 2.55 | 2.75 | V | |
| VDD1 _{UV} | threshold | VDD1 falling | 2.15 | 2.35 | 2.55 | V | |
| VDD2 _{UV} | Low-side undervoltage detection | VDD2 rising | 2.3 | 2.55 | 2.75 | V | |
| | threshold | VDD2 falling | 2.15 | 2.35 | 2.55 | V | |

- (1) The typical value includes one sigma statistical variation.
- (2) Integral nonlinearity is defined as the maximum deviation from a straight line passing through the end-points of the ideal ADC transfer function expressed as number of LSBs or as a percent of the specified linear full-scale range FSR.
- (3) Offset error drift is calculated using the box method, as described by the following equation: TCE_O = (value_{MAX} - value_{MIN}) / TempRange
- (4) Gain error drift is calculated using the box method, as described by the following equation: TCE_G (ppm) = ((value_{MAX} value_{MIN}) / (value x TempRange)) X 10⁶
- (5) This parameter is referred to SNSP.

5.10 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|---|---|-----|-----|-----|------|
| t _r | Output signal rise time | | | 1.8 | | μs |
| t _f | Output signal fall time | | | 1.8 | | μs |
| | V _{HVIN} to V _{OUTx} signal delay (50% – 10%) | Unfiltered output | | 2.4 | | μs |
| | V _{HVIN} to V _{OUTx} signal delay (50% – 50%) | Unfiltered output | | 3.0 | 3.2 | μs |
| | V _{HVIN} to V _{OUTx} signal delay (50% – 90%) | Unfiltered output | | 4.2 | | μs |
| t _{AS} | Analog settling time | VDD1 step to 3.0V with VDD2 ≥ 3.0V, to V _{OUTP} , V _{OUTN} valid, 0.1% settling | | 50 | 100 | μs |

5.11 Timing Diagram




Figure 5-1. Rise, Fall, and Delay Time Definition

Product Folder Links: AMC0381D-Q1



6 Detailed Description


6.1 Overview

The AMC0381D-Q1 is a precision, galvanically isolated amplifier with a high-voltage DC, high impedance input, and fixed-gain, differential output. The input stage of the device drives a second-order, delta-sigma ($\Delta\Sigma$) modulator. The modulator converts the analog input signal into a digital bitstream that is transferred across the isolation barrier that separates the high side from the low side.

On the low-side, the received bitstream is processed by a fourth-order analog filter that outputs a differential signal at the OUTP and OUTN pins. This differential output signal is proportional to the input signal.

The SiO₂-based, capacitive isolation barrier supports a high level of magnetic field immunity, as described in the *ISO72x Digital Isolator Magnetic-Field Immunity* application note. The digital modulation used in the AMC0381D-Q1 transmits data across the isolation barrier. This modulation, and the isolation barrier characteristics, result in high reliability and high common-mode transient immunity.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Analog Input

The resistive divider at the input of the AMC0381D-Q1 scales down the voltage applied to the HVIN pin to a 1V linear fullscale level. This signal is available on the SNSP pin, which is also the input of the analog signal chain.

The input stage of the AMC0381D-Q1 feeds a second-order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator. The modulator converts the analog signal into a bitstream that is transferred across the isolation barrier, as described in the *Isolation Channel Signal Transmission* section.



6.3.2 Isolation Channel Signal Transmission

The AMC0381D-Q1 uses an on-off keying (OOK) modulation scheme, as shown in Figure 6-1, to transmit the modulator output bitstream across the SiO₂-based isolation barrier. The transmit driver (TX), as illustrated in the *Functional Block Diagram*, transmits an internally generated, high-frequency carrier across the isolation barrier to represent a digital *one*. However, TX does not send a signal to represent a digital *zero*. The nominal frequency of the carrier used inside the AMC0381D-Q1 is 480MHz.

The receiver (RX) on the other side of the isolation barrier recovers and demodulates the signal and provides the input to the fourth-order analog filter. The AMC0381D-Q1 transmission channel is optimized to achieve the highest level of common-mode transient immunity (CMTI) and the lowest level of radiated emissions. The high-frequency carrier and RX/TX buffer switching cause these emissions.




Figure 6-1. OOK-Based Modulation Scheme

Submit Document Feedback



6.3.3 Analog Output

The AMC0381D-Q1 provides a differential analog output voltage on the OUTP and OUTN pins that is proportional to the input voltage. For input voltages in the range from $V_{FSR,\ MIN}$ to $V_{FSR,\ MAX}$, the device has a linear response with an output voltage equal to:

$$(V_{OUTP} - V_{OUTN}) = V_{IN} = V_{HVIN} / Attenuation - V_{SNSN}$$
 (1)

At zero input, both pins output the same common-mode output voltage V_{CMout} , as specified in the *Electrical Characteristics* table. For absolute input voltages greater than $|V_{FSR}|$ but less than $|V_{Clipping}|$, the differential output voltage continues to increase in magnitude, but with reduced linearity performance. The outputs saturate at a differential output voltage of $V_{Clipping}$, as shown in Figure 6-2, if the input voltage exceeds the $V_{Clipping}$ value.




Figure 6-2. Input to Output Transfer Curve of the AMC0381D-Q1

The AMC0381D-Q1 output offers a fail-safe feature that simplifies diagnostics on a system level. Figure 6-2 shows the behavior in fail-safe mode, in which the AMC0381D-Q1 outputs a negative differential output voltage that does not occur under normal operating conditions. The fail-safe output is active:

- When the high-side supply VDD1 of the AMC0381D-Q1 device is missing
- When the high-side supply VDD1 falls below the undervoltage threshold VDD1_{UV}

Use the maximum V_{FAILSAFE} voltage specified in the *Electrical Characteristics* table as a reference value for fail-safe detection on a system level.

6.4 Device Functional Modes

The AMC0381D-Q1 operates in one of the following states:

- OFF-state: The low-side supply (VDD2) is below the VDD2_{UV} threshold. The device is not responsive. OUTP and OUTN are in Hi-Z state. Internally, OUTP and OUTN are clamped to VDD2 and GND2 by ESD protection diodes.
- Missing high-side supply: The low-side of the device (VDD2) is supplied and within the Recommended
 Operating Conditions section. The high-side supply (VDD1) is below the VDD1_{UV} threshold. The device
 outputs the V_{FAII SAFE} voltage.
- Analog input overrange (positive fullscale input): VDD1 and VDD2 are within recommended operating
 conditions but the analog input voltage V_{IN} is above the maximum clipping voltage V_{Clipping, MAX}. The device
 outputs positive V_{CLIPout}.
- Analog input underrange (negative fullscale input): VDD1 and VDD2 are within recommended operating
 conditions but the analog input voltage V_{IN} is below the minimum clipping voltage V_{Clipping, MIN}. The device
 outputs negative V_{CLIPout}.
- Normal operation: VDD1, VDD2, and V_{IN} are within the recommended operating conditions. The device
 outputs a differential voltage that is proportional to the input voltage.

Table 6-1 lists the operating modes.



Table 6-1. Device Operational Modes

| Table of the political modes | | | | | | | | | |
|------------------------------|---------------------------|---------------------------|--|---|--|--|--|--|--|
| OPERATING CONDITION | VDD1 | VDD2 | V _{IN} | DEVICE RESPONSE | | | | | |
| OFF | Don't care | VDD2 < VDD2 _{UV} | Don't care | OUTP and OUTN are in Hi-Z state. Internally, OUTP and OUTN are clamped to VDD2 and GND2 by ESD protection diodes. | | | | | |
| Missing high-side supply | VDD1 < VDD1 _{UV} | Valid ⁽¹⁾ | Don't care | The device outputs the V _{FAILSAFE} voltage. | | | | | |
| Input overrange | Valid ⁽¹⁾ | Valid ⁽¹⁾ | V _{IN} > V _{Clipping, MAX} | The device outputs positive V _{CLIPout} . | | | | | |
| Input underrange | Valid ⁽¹⁾ | Valid ⁽¹⁾ | V _{IN} < V _{Clipping, MIN} | The device outputs negative V _{CLIPout} . | | | | | |
| Normal operation | Valid ⁽¹⁾ | Valid ⁽¹⁾ | Valid ⁽¹⁾ | The device outputs a differential voltage that is proportional to the input voltage. | | | | | |

(1) "Valid" denotes within the recommended operating conditions.



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The high input impedance, low input bias current, excellent accuracy, and low-temperature drift make the AMC0381D-Q1 a high-performance system for automotive applications where voltage sensing in the presence of high common-mode voltage levels is required.

7.2 Best Design Practices

Avoid any kind of leakage current between the INP and SNSP pin. Leakage current potentially introduces significant measurement error. See the *Layout Example* for layout recommendations.



7.3 Power Supply Recommendations

In a typical application, the high-side power supply (VDD1) for the AMC0381D-Q1 is generated from the low-side supply (VDD2) by an isolated DC/DC converter. A low-cost option is based on the push-pull driver SN6501-Q1 and a transformer that supports the desired isolation voltage ratings.

The AMC0381D-Q1 does not require any specific power-up sequencing. The high-side power supply (VDD1) is decoupled with a low-ESR, 100nF capacitor (C1) parallel to a low-ESR, 1µF capacitor (C2). The low-side power supply (VDD2) is equally decoupled with a low-ESR, 100nF capacitor (C3) parallel to a low-ESR, 1µF capacitor (C4). Place all four capacitors (C1, C2, C3, and C4) as close to the device as possible. Figure 7-1 shows a decoupling diagram for the AMC0381D-Q1.




Figure 7-1. Decoupling of the AMC0381D-Q1

Capacitors provide adequate effective capacitance under the applicable DC bias conditions experienced in the application. Multilayer ceramic capacitors (MLCC) typically exhibit only a fraction of the nominal capacitance under real-world conditions. Take into consideration this factor when selecting these capacitors. This issue is especially acute in low-profile capacitors, in which the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.

7.4 Layout

7.4.1 Layout Guidelines


The Layout Example section details a layout recommendation with the critical placement of the decoupling capacitors (as close as possible to the AMC0381D-Q1 supply pins). This example also depicts the placement of other components required by the device. For best performance, place the sense resistor close to the device input pin (INP).

Submit Document Feedback



7.4.2 Layout Example

Figure 7-2. Recommended Layout of the AMC0381D-Q1





8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Isolation Glossary application report
- Texas Instruments, Semiconductor and IC Package Thermal Metrics application report
- Texas Instruments, ISO72x Digital Isolator Magnetic-Field Immunity application report
- Texas Instruments, Isolated Amplifier Voltage Sensing Excel Calculator design tool

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| DATE | REVISION | NOTES | | | |
|--------------|----------|-----------------|--|--|--|
| October 2024 | * | Initial Release | | | |

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: AMC0381D-Q1




10.1 Mechanical Data

DFX0015A

PACKAGE OUTLINE

SSOP - 3.55 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.




EXAMPLE BOARD LAYOUT

DFX0015A

SSOP - 3.55 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




EXAMPLE STENCIL DESIGN

DFX0015A

SSOP - 3.55 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

 8. Board assembly site may have different recommendations for stencil design.

www.ti.com 30-Jun-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|--------|---------------|-----------------|-----------------------|------|-------------------------------|----------------------------|--------------------------|------------------|
| | | | | | | (4) | (5) | | |
| PAMC0381D10QDFXRQ1 | Active | Preproduction | SSOP (DFX) 15 | 750 LARGE T&R | - | Call TI | Call TI | -40 to 125 | |
| PAMC0381D10QDFXRQ1.A | Active | Preproduction | SSOP (DFX) 15 | 750 LARGE T&R | - | Call TI | Call TI | See PAMC0381D10QDFXRQ | |
| PAMC0381D10QDFXRQ1.B | Active | Preproduction | SSOP (DFX) 15 | 750 LARGE T&R | - | Call TI | Call TI | See PAMC0381D10QDFXRQ | |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated