







AM26LV31E

SLLS848C - APRIL 2008 - REVISED APRIL 2024

## AM26LV31E Low-Voltage High-Speed Quadruple Differential Line Driver With ±15kV IEC ESD Protection

### 1 Features

- Meets or exceeds standards TIA/EIA-422-B and ITU recommendation V.11
- Operates from a single 3.3V power supply
- ESD Protection for RS422 bus pins
  - ±15-kV Human-body model (HBM)
  - ±8-kV IEC61000-4-2, Contact discharge
  - ±15-kV IEC61000-4-2, Air-gap discharge
- Switching rates up to 32MHz
- Propagation delay time: 8ns typical
- Pulse skew time: 500ps typical
- High output-drive current: ±30mA
- Controlled rise and fall times: 5ns typical
- Differential output voltage with  $100\Omega$ load: 2.6V typical
- Accepts 5V logic inputs with 3.3V supply
- I<sub>off</sub> supports partial-power-down mode operation
- Driver output short-protection circuit
- Glitch-free power-up and power-down protection
- Package options: SO, SOIC, TSSOP, VQFN

## 2 Applications

- Motor drives
- Space avionics and defense
- Medical healthcare and fitness
- Wireless infrastructure
- Factory automation and control

## 3 Description

The AM26LV31E is a quadruple differential line driver with 3-state outputs. This driver has ±15kV ESD (HBM and IEC61000-4-2, Air-Gap Discharge) and ±8kV ESD (IEC61000-4-2, Contact Discharge) protection. This device is designed to meet TIA/EIA-422-B and ITU Recommendation V.11 drivers with reduced supply voltage.


The device is optimized for balanced-bus transmission at switching rates up to 32MHz. The outputs have high current capability for driving balanced lines, such as twisted-pair transmission lines, and provide a high impedance in the power-off condition.

The AM26LV31EI is characterized for operation from -40°C to +85°C.

### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>		
	SOIC (D, 16)	9.9mm × 6mm		
AM26LV31E	SO (NS, 16)	10.2mm × 7.8mm		
AWIZOLVSTE	TSSOP (PW, 16)	5mm × 6.4mm		
	VQFN (RGY, 16)	4mm × 3.5mm		

- For more information, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Copyright © 2016, Texas Instruments Incorporated

**Logic Diagram** 



## **Table of Contents**

1 Features	1	7.4 Device Functional Modes	.11
2 Applications	1	8 Application and Implementation	12
3 Description	1	8.1 Application Information	12
4 Pin Configuration and Functions	3	8.2 Typical Application	
5 Specifications	4	8.3 Power Supply Recommendations	.13
5.1 Absolute Maximum Ratings		8.4 Layout	13
5.2 ESD Ratings	4	9 Device and Documentation Support	.15
5.3 Recommended Operating Conditions	4	9.1 Documentation Support	15
5.4 Thermal Information	5	9.2 Receiving Notification of Documentation Updates	.15
5.5 Electrical Characteristics	5	9.3 Support Resources	15
5.6 Switching Characteristics	6	9.4 Trademarks	
5.7 Typical Characteristics	6	9.5 Electrostatic Discharge Caution	.15
6 Parameter Measurement Information		9.6 Glossary	.15
7 Detailed Description	10	10 Revision History	15
7.1 Overview	10	11 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram	10	Information	16
7.3 Feature Description	10		



## **4 Pin Configuration and Functions**




Figure 4-1. D, NS, or PW Package 16-Pin SOIC, SO, TSSOP (Top View)




Figure 4-2. RGY Package 16-Pin VQFN With Thermal Pad (Top View)

**Table 4-1. Pin Functions** 

	PIN	TYPE	DESCRIPTION			
NAME	ME NO.		DESCRIPTION			
1A	1	I	Logic data input to RS422 driver 1			
1Y	2	0	RS-422 data line for driver 1			
1Z	3	0	RS-422 data line for driver 1			
2A	7	I	Logic data input to RS422 driver 2			
2Y	6	0	RS-422 data line for driver 2			
2Z	5	0	RS-422 data line for driver 2			
3A	9	I	Logic data input to RS422 driver 3			
3Y	10	0	RS-422 data line for driver 3			
3Z	11	0	RS-422 data line for driver 3			
4A	15	I	Logic data input to RS422 driver 4			
4Y	14	0	RS-422 data line for driver 4			
4Z	13	0	RS-422 data line for driver 4			
G	4	I	Driver enable (active high)			
G	12	I	Driver enable (active low)			
GND	8	_	Device ground pin			
V <sub>CC</sub>	16	_	Power input (5V)			



## **5 Specifications**

## **5.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		•	·		MIN	MAX	UNIT
V <sub>CC</sub>	the put put voltage shout clamp current $V_{I} < 0$ subject to the put clamp current $V_{O} < 0$ so the put put clamp current $V_{O} < 0$ so the put put current so the put put current through $V_{CC}$ or GND sperating virtual junction temperature sperating free-air temperature			-0.5	6	V	
VI	Input voltage				-0.5	6	V
Vo	Output voltage				-0.5	6	V
I <sub>IK</sub>	Input clamp current	V	< 0			-20	mA
I <sub>OK</sub>	Output clamp current	V	< 0			-20	mA
Io	Continuous output current					±150	mA
	Continuous current through V <sub>CC</sub> or GNI	1D				±200	mA
T <sub>J</sub>	Operating virtual junction temperature					150	°C
T <sub>A</sub>	Operating free-air temperature				-40	85	°C
T <sub>stg</sub>	Storage temperature				-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 5.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	Bus pins 2, 3, 5, 6, 10, 11, 13, and 14	±15000	
		Truman-body model (Tibivi), per ANSI/LSDA/3LDLC 33-001	All pins except 2, 3, 5, 6, 10, 11, 13, and 14	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>		±1000	V
	Ü	IEC 61000-4-2 contact discharge	Bus pins 2, 3, 5, 6, 10, 11, 13, and 14	±8000	
		IEC 61000-4-2 air-gap discharge	Bus pins 2, 3, 5, 6, 10, 11, 13, and 14	±15000	

<sup>(1)</sup> JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

	i				
		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	3	3.3	3.6	V
VI	Input voltage	0		5.5	V
V <sub>IH</sub>	High-level input voltage	2			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
I <sub>OH</sub>	High-level output current			-30	mA
I <sub>OL</sub>	Low-level output current			30	mA
T <sub>A</sub>	Operating free-air temperature	-40		85	°C

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

<sup>(2)</sup> All voltage values except differential input voltage are with respect to the network GND.

<sup>(2)</sup> JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



### **5.4 Thermal Information**

	THERMAL METRIC <sup>(1)</sup>	D (SOIC) PW (TSSOP) NS (SO) RGY (VQFN)					
		16 PINS	16 PINS	16 PINS	16 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	84.6	107.5	88.5	48.4	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	43.5	38.4	46.2	46.8	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	43.2	53.7	50.7	24.6	°C/W	
ΨЈТ	Junction-to-top characterization parameter	10.4	3.2	13.5	2.3	°C/W	
ΨЈВ	Junction-to-board characterization parameter	42.8	53.1	50.3	24.5	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	8.5	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

## 5.5 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	V <sub>IH</sub> = 2V, V <sub>IL</sub> = 0.8V, I <sub>OH</sub> = -20mA	2.4	3		V
V <sub>OL</sub>	Low-level output voltage	V <sub>IH</sub> = 2V, V <sub>IL</sub> = 0.8V, I <sub>OL</sub> = 20mA		0.2	0.4	V
V <sub>OD1</sub>	Differential output voltage	I <sub>O</sub> = 0mA	2		4	V
V <sub>OD2</sub>	Differential output voltage	$R_L = 100\Omega$ (see Figure 6-1)	2	2.6		V
Δ V <sub>OD</sub>	Change in magnitude of differential output voltage	$R_L = 100\Omega$ (see Figure 6-1)			±0.4	V
V <sub>oc</sub>	Common-mode output voltage	$R_L = 100\Omega$ (see Figure 6-1)		1.5	2	V
Δ V <sub>OC</sub>	Change in magnitude of common-mode output voltage	$R_L = 100\Omega$ (see Figure 6-1)			±0.4	V
I <sub>O(OFF)</sub>	Output current with power off	$V_{CC} = 0$ , $V_{O} = -0.25V$ or 5.5V			±100	μΑ
I <sub>OZ</sub>	High-impedance state output current	$V_{\rm O} = -0.25 \text{V} \text{ or } 5.5 \text{V}, \text{ G} = 0.8 \text{V or } \overline{\text{G}} = 2 \text{V}$			±100	μA
I <sub>I</sub>	Input current	V <sub>CC</sub> = 0 or 3.6V, V <sub>I</sub> = 0 or 5.5V			±10	μA
Ios	Short-circuit output current	$V_O = V_{CC}$ or $GND^{(2)}$	-30		-150	mA
I <sub>CC</sub>	Supply current (total package)	V <sub>I</sub> = V <sub>CC</sub> or GND, No load, enable			100	μΑ
C <sub>pd</sub>	Power dissipation capacitance	No load <sup>(3)</sup>		160		pF

All typical values are at  $V_{CC}$  = 3.3V,  $T_A$  = 25°C. Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

<sup>(3)</sup>  $C_{pd}$  determines the no-load dynamic current consumption.  $I_S = C_{pd} \times V_{CC} \times f + I_{CC}$ 



## 5.6 Switching Characteristics


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	See Figure 6-2	4	8	12	ns
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	- See Figure 0-2	4	8	12	ns
t <sub>t</sub>	Transition time (t <sub>r</sub> or t <sub>f</sub> )	See Figure 6-2		5	10	ns
t <sub>PZH</sub>	Output-enable time to high level	See Figure 6-3		10	20	ns
t <sub>PZL</sub>	Output-enable time to low level	See #none#		10	20	ns
t <sub>PHZ</sub>	Output-disable time from high level	See Figure 6-3		10	20	ns
t <sub>PLZ</sub>	Output-disable time from low level	See #none#		10	20	ns
t <sub>sk(p)</sub>	Pulse skew			0.5	1.5	ns
t <sub>sk(o)</sub>	Skew limit (pin to pin)	See Figure 6-2 (2) (3)			1.5	ns
t <sub>sk(lim)</sub>	Skew limit (device to device)				3	ns
f <sub>(max)</sub>	Maximum operating frequency	See Figure 6-2		32		MHz

- (1)
- All typical values are at V<sub>CC</sub> = 3.3V,  $T_A$  = 25°C. Pulse skew is defined as the  $|t_{PLH}-t_{PHL}|$  of each channel of the same device. (2)
- Skew limit (device to device) is the maximum difference in propagation delay times between any two channels of any two devices.

## **5.7 Typical Characteristics**

Figure 5-1 and Figure 5-2 show typical I<sub>CC</sub> values at various frequencies/data rates for various termination conditions.





Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



## **6 Parameter Measurement Information**







Figure 6-1. Test Circuit,  $V_{\text{OD}}$  and  $V_{\text{OC}}$ 








- A. C<sub>L</sub> includes probe and stray capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR = 10MHz, 50% duty cycle,  $t_r$  and  $t_f \le 10$ ns.

Figure 6-2. Test Circuit and Voltage Waveforms, t<sub>PHL</sub> and t<sub>PLH</sub>





A. C<sub>I</sub> includes probe and stray capacitance.

Output

B. The input pulse is supplied by a generator having the following characteristics: PRR = 1MHz, 50% duty cycle,  $t_r$  and  $t_f \le 2$ ns.


50%

C. To test the active-low enable  $\overline{G}$  ground G and apply inverted waveform to  $\overline{G}.$ 


Figure 6-3. Test Circuit and Voltage Waveforms,  $t_{\text{PZH}}$  and  $t_{\text{PHZ}}$ 

**VOLTAGE WAVEFORMS** 





### **TEST CIRCUIT**



- A. C<sub>I</sub> includes probe and stray capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR = 1MHz, 50% duty cycle,  $t_r$  and  $t_f \le 2$ ns.
- C. To test the active-low enable  $\overline{G}$  ground G and apply inverted waveform to  $\overline{G}$ .

## 7 Detailed Description

## 7.1 Overview

The AM26LV31E is a quadruple differential line driver with 3-state outputs. The device is designed to meet TIA/ EIA-422-B and ITU Recommendation V.11 drivers with reduced supply voltage. The high current capability of the outputs allow for driving balanced lines, such as twisted-pair transmission lines, and proved a high impedance in the power-off condition. The AM26LV31E is optimized for balanced-bus transmission line at switching rates up to 32MHz.

From a single 3.3V power supply, the device operates four 3-state differential line drivers with integrated active high and active low enables for precise control. The device is capable of accepting 5V logic inputs with a 3.3V supply. The driver is designed to handle loads of a minimum of ±30mA of sink or source current.

### 7.2 Functional Block Diagram




Figure 7-1. Logic Diagram

### 7.3 Feature Description

### 7.3.1 Complementary Out-Enable Inputs

The AM26LV31E transmitter outputs can be configured using the G and  $\overline{G}$  logic inputs. The transmitter outputs are enabled when either G is set to logic HIGH or  $\overline{G}$  is set to logic LOW. The reverse disables the outputs (G = LOW,  $\overline{G}$  = HIGH). See Table 7-1 for the complete truth table.

### 7.3.2 High Output Impedance for Specific Driver Enable Inputs

When the AM26LV31E transmitter outputs are disabled using G and  $\overline{G}$  logic inputs, the outputs are set to a high impedance state.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



### 7.4 Device Functional Modes

Table 7-1 lists the functional modes of the AM26LV31E.

**Table 7-1. Function Table** 

INPUT A (1)	ENA	BLES	OUTPUTS					
	G	G	Υ	Z				
Н	Н	Х	Н	L				
L	Н	Χ	L	Н				
Н	Х	L	Н	L				
L	Х	L	L	Н				
Х	L	Н	Z	Z				

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off)




Figure 7-2. Equivalent of Each Input (A, G, or  $\overline{G}$ ) Schematic




Figure 7-3. Typical of Each Driver Output Schematic

## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

When designing a system that uses drivers, receivers, and transceivers that comply with RS-422 or RS-485, proper cable termination is essential for highly reliable applications with reduced reflections in the transmission line. Because RS-422 allows only one driver on the bus, if termination is used, it is placed only at the end of the cable near the last receiver. In general, RS-485 requires termination at both ends of the cable. Factors to consider when determining the type of termination usually are performance requirements of the application and the ever-present factor, cost. The different types of termination techniques discussed are unterminated lines, parallel termination, AC termination, and multipoint termination. Laboratory waveforms for each termination technique (except multipoint termination) illustrate the usefulness and robustness of RS-422 (and indirectly, RS- 485). Similar results can be obtained if 485-compliant devices and termination techniques are used. For laboratory experiments, 100 feet of  $100\Omega$ , 24-AWG, twisted-pair cable (Bertek) was used. A single driver and receiver, TI AM26LV31E and AM26LV32E, respectively, were tested at room temperature with a 3.3V supply voltage. To show voltage waveforms related to transmission-line reflections, the first plot shows output waveforms from the driver at the start of the cable (A/B); the second plot shows input waveforms to the receiver at the far end of the cable (Y).

## 8.2 Typical Application




Figure 8-1. Encoder Application

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

### 8.2.1 Design Requirements

This example requires the following:

- 3.3V power source
- RS-485 bus operating at speed compatible with cable length
- Connector that ensures the correct polarity for port pins

### 8.2.2 Detailed Design Procedure

Place the device close to bus connector to keep traces (stub) short to prevent adding reflections to the bus line. If desired, add external fail-safe biasing to ensure 200mV on the A-B port, if the drive is in high impedance state (see *Failsafe in RS-485 data buses*, SLYT080).

### 8.2.3 Application Curve




Figure 8-2. Differential 120Ω Terminated Output Waveforms (Cat 5E Cable)

### 8.3 Power Supply Recommendations

Place 0.1µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies.

#### 8.4 Layout

## 8.4.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can often propagate into analog circuitry through the power supply of the circuit. Bypass capacitors are
  used to reduce the coupled noise by providing low impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.



## 8.4.2 Layout Example

For all Y and Z outputs, make sure the traces are impedance matched to cable used.




Figure 8-3. Layout Recommendation

## 9 Device and Documentation Support

### 9.1 Documentation Support

### 9.1.1 Related Documentation

For related documentation see the following:

Failsafe in RS-485 data buses, SLYT080

### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 9.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the guick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (September 2016) to Revision C (April 2024)	Page
Changed the Device Information table to the Package Information table	1
Changed the Thermal Information table	5
Changed the note in Figure 6-3	
Changes from Revision A (May 2008) to Revision B (September 2016)	Page
Added Applications section, Thermal Information table, Feature Description section, Dev	vice Functional
Modes, Application and Implementation section, Power Supply Recommendations section	on, <i>Layout</i> section,
Davisa and Dagumentation Support section, and Machanical Backgrains, and Orderable	Information

Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information Deleted Ordering Information table, see Mechanical, Packaging, and Orderable Information at the end of the datasheet......1 Changed R<sub>0JA</sub> for NS package from 64°C/W: to 74.5°C/W......5



Changed R<sub>0JA</sub> for RGY package from 39°C/W: to 39.3°C/W......

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

www.ti.com 17-Jun-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
AM26LV31EIDR	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AM26LV31EI
AM26LV31EIDR.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AM26LV31EI
AM26LV31EIDRG4	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AM26LV31EI
AM26LV31EINSR	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	26LV31EI
AM26LV31EINSR.A	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	26LV31EI
AM26LV31EINSRG4	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	26LV31EI
AM26LV31EINSRG4.A	Active	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	26LV31EI
AM26LV31EIPWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SB31
AM26LV31EIPWR.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SB31
AM26LV31EIPWRG4	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SB31
AM26LV31EIRGYR	Active	Production	VQFN (RGY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SB31
AM26LV31EIRGYR.A	Active	Production	VQFN (RGY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SB31
AM26LV31EIRGYRG4	Active	Production	VQFN (RGY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SB31

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 17-Jun-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF AM26LV31E:

Enhanced Product : AM26LV31E-EP

NOTE: Qualified Version Definitions:


Enhanced Product - Supports Defense, Aerospace and Medical Applications

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AM26LV31EIDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
AM26LV31EINSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
AM26LV31EINSRG4	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
AM26LV31EIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
AM26LV31EIRGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1



www.ti.com 24-Jul-2025




### \*All dimensions are nominal

7th difficiliates are frominal										
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)			
AM26LV31EIDR	SOIC	D	16	2500	340.5	336.1	32.0			
AM26LV31EINSR	SOP	NS	16	2000	353.0	353.0	32.0			
AM26LV31EINSRG4	SOP	NS	16	2000	353.0	353.0	32.0			
AM26LV31EIPWR	TSSOP	PW	16	2000	353.0	353.0	32.0			
AM26LV31EIRGYR	VQFN	RGY	16	3000	360.0	360.0	36.0			



SOP




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




## NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated