

# AFE7903 2T2R 5-MHz to 7.4GHz RF Sampling AFE with 12GSPS DACs and 3GSPS ADCs, 400MHz IBW

## 1 Features

- [Request full data sheet](#)
- Dual RF sampling 12GSPS transmit DACs
- Dual RF sampling 3GSPS receive ADCs
- Maximum signal bandwidth per TX or RX: 400MHz
- RF frequency range: 5MHz - 7.4GHz
- Digital step attenuators (DSA):
  - TX: 40dB range, 0.125dB steps
  - RX: 25dB range, 0.5dB steps
- Single or dual-band DUC/DDCs for TX and RX
- 16x NCOs per TX/RX
- Optional Internal PLL/VCO for DAC/ADC clocks or external clock at DAC or ADC sample rate
- Sysref Alignment Detector
- SerDes data interface:
  - JESD204B and JESD204C compatible
  - 8 SerDes transceivers up to 29.5Gbps
  - Subclass 1 multi-device synchronization
- Package: 17mm × 17mm FCBGA, 0.8mm pitch

## 2 Applications

- Radar
- Seeker Front End
- Defense Radio
- Tactical Communications Infrastructure
- Wireless Communications Test

## 3 Description

The AFE7903 is a high performance, wide bandwidth multi-channel transceiver, integrating two RF sampling transmitter chains and two RF sampling receiver chains. With operation up to 7.4GHz, this device enables direct RF sampling in the HF, VHF, UHF, L, S and C-band frequency ranges without the need for additional frequency conversions stages. This improvement in density and flexibility enables high-channel-count, multi-mission systems.

The TX signal paths support interpolation and digital up conversion options that deliver up to 400MHz of signal bandwidth. The output of the DUCs drives a 12GSPS DAC (digital to analog converter) with a mixed mode output option to enhance 2nd Nyquist operation. The DAC output includes a variable gain amplifier (TX DSA) with 40dB range and 1dB analog and 0.125dB digital steps.

Each receiver chain includes a 25dB range DSA (Digital Step Attenuator), followed by a 3GSPS ADC (analog-to-digital converter). Each receiver channel has an analog peak power detector and various digital power detectors to assist an external or internal autonomous automatic gain controller, and RF overload detectors for device reliability protection. Flexible decimation options provide optimization of data bandwidth up to 400MHz for two RX.

The device contains a SYSREF timing detector to allow optimization of the SYSREF input timing relative to the device clock.

### Package Information


PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
AFE7903	FC-BGA	17mm × 17mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Functional Block Diagram

## Table of Contents

<b>1 Features.....</b>	<b>1</b>	4.9 Power Supply Electrical Characteristics.....	<b>24</b>
<b>2 Applications.....</b>	<b>1</b>	4.10 Timing Requirements.....	<b>29</b>
<b>3 Description.....</b>	<b>1</b>	4.11 Switching Characteristics.....	<b>30</b>
<b>4 Specifications.....</b>	<b>4</b>	4.12 Typical Characteristics.....	<b>31</b>
4.1 Absolute Maximum Ratings.....	4	<b>5 Device and Documentation Support.....</b>	<b>155</b>
4.2 ESD Ratings.....	4	5.1 Receiving Notification of Documentation Updates..	<b>155</b>
4.3 Recommended Operating Conditions.....	5	5.2 Support Resources.....	<b>155</b>
4.4 Thermal Information.....	5	5.3 Trademarks.....	<b>155</b>
4.5 Transmitter Electrical Characteristics.....	6	5.4 Electrostatic Discharge Caution.....	<b>155</b>
4.6 RF ADC Electrical Characteristics.....	14	5.5 Glossary.....	<b>155</b>
4.7 PLL/VCO/Clock Electrical Characteristics.....	20	<b>6 Revision History.....</b>	<b>155</b>
4.8 Digital Electrical Characteristics.....	22	<b>7 Mechanical, Packaging, and Orderable Information</b>	<b>156</b>

## 4 Specifications

### 4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply Voltage Range	DVDD0P9, VDDT0P9	-0.3	1.2	V
	VDD1P2RX, VDD1P2TXCLK, VDD1P2TXENC, VDD1P2PLL, VDD1P2PLLCLKREF, VDD1P2FB, VDD1P2FBCML, VDD1P2RXCML	-0.3	1.4	V
	VDD1P8RX, VDD1P8RXCLK, VDD1P8TX, VDD1P8TXDAC, VDD1P8TXENC, VDD1P8PLL, VDD1P8PLLVCO, VDD1P8FB, VDD1P8FBCLK, VDD1P8GPIO, VDDA1P8	-0.5	2.1	V
Pin Volatge Range	{1/3}RXIN+/-	-0.5	VDDRX1P8+0.3	V
	{1/3}TXOUT+/-	-0.5	VDDTX1P8+0.3	V
	REFCLK+/-, SYSREF+/-	-0.3	1.4	V
	{1:8}SRX+/-	-0.3	1.4	V
	{1:8}STX+/-	-0.3	1.4	V
	GPIO{B/C/D/E}x, SPICLK, SPISDIO, SPISDO, SPISEN, RESETZ, BISTB0, BISTB1	-0.5	VDD1P8GPIO + 0.3	V
	IFORCE, VSENSE	-0.3	VDDCLK1P8 + 0.3	V
	SRDAMUX1, SRDAMUX2	-0.3	VDDA1P8+0.3	V
P <sub>MAX</sub> (xRXIN+/-)	f <sub>IN</sub> = 5 MHz, DSA = 20dB	19.7	dBm	
	f <sub>IN</sub> = 30 MHz, DSA = 20dB	17.8		
	f <sub>IN</sub> = 410 MHz, DSA = 20dB	17.6		
	f <sub>IN</sub> = 830 MHz, DSA = 20dB	16.7		
	f <sub>IN</sub> = 1760 MHz, DSA = 20dB	17.0		
	f <sub>IN</sub> = 2610 MHz, DSA = 20dB	18		
	f <sub>IN</sub> = 3610 MHz, DSA = 20dB	18.5		
	f <sub>IN</sub> = 4910 MHz, DSA = 20dB	19.3		
Peak Input Current	any input	20	mA	
T <sub>J</sub>	Junction temperature	150	°C	
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under [Recommended Operating Conditions](#). If used outside the [Recommended Operating Conditions](#) but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 4.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	1000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins	150	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 4.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
DVDD0P9, VDDT0P9	Supply voltage 0.9V	0.9	0.925	0.95	V
VDD1P2{RX/TXCLK/TXENC/FB/PLL/ PLLCLKREF/FBCML/RXCML}	Supply voltage 1.2V	1.15	1.2	1.25	V
VDD1P8{RX/RXCLK/TX/TXDAC/ TXENC/PLL/PLLVCO/FB/FBCLK/ GPIO}, VDDA1P8	Supply voltage 1.8V	1.75	1.8	1.85	V
T <sub>A</sub>	Ambient temperature	–40		85	°C
T <sub>J</sub>	Operating Junction Temperature			110 <sup>(1)</sup>	°C
	Maximum Operating Junction Temperature	125			°C

- (1) Prolonged use at or above this junction temperature can increase the device failure-in-time (FIT) rate. Refer to [SBAA403 application note](#) for additional details

## 4.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		17x17mm FC-BGA	UNIT
		400 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	16.2	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	0.42	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	4.85	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.12	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	4.6	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

## 4.5 Transmitter Electrical Characteristics

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; TX Input Rate = 491.52MSPS below 6GHz and 500MSPS above 6GHz,  $f_{\text{DAC}} = 11796.48\text{MSPS}$  below 6GHz and 9GSPS above 6GHz; PLL clock mode below 6GHz and External clock mode above 6GHz; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DAC <sub>RES</sub>	DAC resolution			14		bits
$f_{\text{RFout}}$	RF output frequency range	$f_{\text{DAC}} = 12 \text{ GSPS}, 1^{\text{st}} \text{ Nyquist}$	5	6000		MHz
		$f_{\text{DAC}} = 9 \text{ GSPS}, 1^{\text{st}} \text{ Nyquist}$	5	4500		
		$f_{\text{DAC}} = 9 \text{ GSPS}, 2^{\text{nd}} \text{ Nyquist}$	4500	7400		
		$f_{\text{DAC}} = 6 \text{ GSPS}, 1^{\text{st}} \text{ Nyquist}$	5	3000		
		$f_{\text{DAC}} = 6 \text{ GSPS}, 2^{\text{nd}} \text{ Nyquist}$	3000	6000		
$P_{\text{max\_FS}}$	Max Full Scale Output Power, max gain 1 tone, at device pins	$f_{\text{out}} = 10 \text{ MHz}, f_{\text{DAC}} = 6\text{GSPS}, -0.1\text{dBFS}$		6.5		dBm
		$f_{\text{out}} = 30 \text{ MHz}, f_{\text{DAC}} = 6\text{GSPS}, -0.1\text{dBFS}$		6.5		dBm
		$f_{\text{out}} = 400 \text{ MHz}, f_{\text{DAC}} = 6\text{GSPS}, -0.1\text{dBFS}$		5.6		dBm
		$f_{\text{out}} = 850 \text{ MHz}, f_{\text{DAC}} = 5898.24 \text{ MSPS}, -0.5\text{dBFS}$		4.3		dBm
		$f_{\text{out}} = 1800 \text{ MHz}, f_{\text{DAC}} = 5898.24 \text{ MSPS}, -0.5\text{dBFS}$		3.2		dBm
		$f_{\text{out}} = 2600 \text{ MHz}, f_{\text{DAC}} = 8847.36 \text{ MSPS}, -0.5\text{dBFS}$		2.3		dBm
		$f_{\text{out}} = 3500 \text{ MHz}, -0.5\text{dBFS}$		2.9		dBm
		$f_{\text{out}} = 4900 \text{ MHz}, -0.5\text{dBFS}$		-0.6		dBm
		$f_{\text{out}} = 3500 \text{ MHz}, f_{\text{DAC}} = 5898.24 \text{ MSPS}, -0.5\text{dBFS}, \text{straight mode}$		-2.3		dBm
		$f_{\text{out}} = 4900 \text{ MHz}, f_{\text{DAC}} = 5898.24 \text{ MSPS}, -0.5\text{dBFS}, \text{straight mode}$		-3.4		dBm
$R_{\text{TERM}}$	Output termination resistor	Default setting		100		$\Omega$
				40		dB
$\text{ATT}_{\text{range}}$	DSA Attenuation range			1.0		dB
				$\pm 0.1$		dB
				$\pm 0.2$		
$\text{ATT}_{\text{step}}$	DSA Analog Attenuation step					
$\text{ATT}_{\text{step}}$	DSA Attenuation step accuracy (DNL) <sup>(1)</sup>	$0 < \text{Atten} < 40\text{dB}$ , after calibration				
		$0 < \text{Atten} < 40\text{dB}$ , before calibration				
$\text{ATT}_{\text{step}}$	DSA Gain Steps Phase accuracy, any 8dB range <sup>(1)</sup>	$f_{\text{out}} = 30\text{MHz}$		$\pm 1$		deg
		$f_{\text{out}} = 400\text{MHz}$		$\pm 1$		deg
		$f_{\text{out}} = 850\text{MHz}$		$\pm 1$		deg
		$f_{\text{out}} = 1800\text{MHz}$		$\pm 1$		deg
		$f_{\text{out}} = 2600\text{MHz}$		$\pm 1$		deg
		$f_{\text{out}} = 3500\text{MHz}$		$\pm 1$		
		$f_{\text{out}} = 4900\text{MHz}$		$\pm 1$		deg
$G_{\text{flat}}$	Gain flatness	any 20MHz		0.1		dB
		600MHz BW, $F_{\text{out}} < 4.9\text{G}$		1.2		

#### 4.5 Transmitter Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; TX Input Rate = 491.52MSPS below 6GHz and 500MSPS above 6GHz,  $f_{\text{DAC}} = 11796.48\text{MSPS}$  below 6GHz and 9GSPS above 6GHz; PLL clock mode below 6GHz and External clock mode above 6GHz; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
IMD3	3rd Order Intermodulation distortion	$f_{\text{DAC}} = 6 \text{ GSPS}, f_{\text{out}} = 5\text{MHz} \pm 1\text{MHz}, -7\text{dBFS each tone}$		-48		dBc
		$f_{\text{DAC}} = 6 \text{ GSPS}, f_{\text{out}} = 30\text{MHz} \pm 1\text{MHz}, -7\text{dBFS each tone}$		-47		dBc
		$f_{\text{DAC}} = 6 \text{ GSPS}, f_{\text{out}} = 400\text{MHz} \pm 2\text{MHz}, -7\text{dBFS each tone}$		-51		dBc
		$f_{\text{out}} = 850\text{MHz} \pm 10\text{MHz}, -7\text{dBFS each tone}$		-61		dBc
		$f_{\text{out}} = 1800\text{MHz} \pm 10\text{MHz}, -7\text{dBFS each tone}$		-62		dBc
		$f_{\text{out}} = 2600\text{MHz} \pm 10\text{MHz}, -7\text{dBFS each tone}$		-64		dBc
		$f_{\text{out}} = 3500\text{MHz} \pm 10\text{MHz}, -7\text{dBFS each tone}$		-63		dBc
		$f_{\text{out}} = 4900\text{MHz} \pm 10\text{MHz}, -7\text{dBFS each tone}$		-64		dBc
		$f_{\text{out}} = 5\text{MHz} \pm 1\text{MHz}, -13\text{dBFS each tone}$		-72		dBc
		$f_{\text{DAC}} = 6 \text{ GSPS}, f_{\text{out}} = 30\text{MHz} \pm 1\text{MHz}, -13\text{dBFS each tone}$		-71		dBc
		$f_{\text{DAC}} = 6 \text{ GSPS}, f_{\text{out}} = 400\text{MHz} \pm 2\text{MHz}, -13\text{dBFS each tone}$		-72		dBc
		$f_{\text{out}} = 850\text{MHz} \pm 10\text{MHz}, -13\text{dBFS each tone}$		-73		dBc
		$f_{\text{out}} = 1800\text{MHz} \pm 10\text{MHz}, -13\text{dBFS each tone}$		-75		dBc
		$f_{\text{out}} = 2600\text{MHz} \pm 10\text{MHz}, -13\text{dBFS each tone}$		-79		dBc
		$f_{\text{out}} = 3500\text{MHz} \pm 10\text{MHz}, -13\text{dBFS each tone}$		-77		dBc
		$f_{\text{out}} = 4900\text{MHz} \pm 10\text{MHz}, -13\text{dBFS each tone}$		-77		dBc
SFDR	Spurious Free Dynamic Range (within Nyquist zone)	$f_{\text{out}} = 30 \text{ MHz}, f_{\text{DAC}} = 6000 \text{ MSPS}, \text{interleave mode, } 20\text{Gbps SerDes rate}$		45		dBc
		$f_{\text{out}} = 400 \text{ MHz}, f_{\text{DAC}} = 6000 \text{ MSPS}, \text{interleave mode, } 20\text{Gbps SerDes rate}$		48		dBc
		$f_{\text{out}} = 850 \text{ MHz}, f_{\text{DAC}} = 11796.48 \text{ MSPS}$		62		dBc
		$f_{\text{out}} = 1800 \text{ MHz}, f_{\text{DAC}} = 11796.48 \text{ MSPS}$		56		dBc
		$f_{\text{out}} = 2600 \text{ MHz}, f_{\text{DAC}} = 11796.48 \text{ MSPS}$		39		dBc
		$f_{\text{out}} = 3500 \text{ MHz}, f_{\text{DAC}} = 11796.48 \text{ MSPS}$		42		dBc
		$f_{\text{out}} = 4900 \text{ MHz}, f_{\text{DAC}} = 11796.48 \text{ MSPS}$		60		dBc

## 4.5 Transmitter Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; TX Input Rate = 491.52MSPS below 6GHz and 500MSPS above 6GHz,  $f_{\text{DAC}} = 11796.48\text{MSPS}$  below 6GHz and 9GSPS above 6GHz; PLL clock mode below 6GHz and External clock mode above 6GHz; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_s/2 - f_{\text{out}}$	Interleaving Image	$f_{\text{DAC}} = 5898.24\text{MSPS}$ , interleave mode	-47			dBc
		$f_{\text{DAC}} = 8847.36\text{MSPS}$ , interleave mode	-43			dBc
		$f_{\text{DAC}} = 11796.48\text{MSPS}$ , interleave mode	-43			dBc
HD2	2 <sup>nd</sup> Harmonic Distortion (within Nyquist zone)	$f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 5\text{ MHz}$	-72			dBc
		$f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 30\text{ MHz}$	-75			dBc
		$f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 100\text{ MHz}$	-73			dBc
		$f_{\text{out}} = 400\text{ MHz}$	-46			dBc
		$f_{\text{out}} = 850\text{ MHz}$	-65			dBc
		$f_{\text{out}} = 1800\text{ MHz}$	-68			dBc
		$f_{\text{out}} = 2600\text{ MHz}$	-47			dBc
		$f_{\text{out}} = 3500\text{ MHz}$	-59			dBc
		$f_{\text{out}} = 4900\text{ MHz}$	-48			dBc
		$f_{\text{out}} = 850\text{ MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$	-74			dBc
		$f_{\text{out}} = 1800\text{ MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$	-67			dBc
		$f_{\text{out}} = 2600\text{ MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$	-58			dBc
		$f_{\text{out}} = 3500\text{ MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$	-69			dBc
		$f_{\text{out}} = 4900\text{ MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$	-59			dBc
HD3	3 <sup>rd</sup> Harmonic Distortion (within Nyquist zone)	$f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 5\text{ MHz}$	-46			dBc
		$f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 30\text{ MHz}$	-48			dBc
		$f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 100\text{ MHz}$	-49			dBc
		$f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 400\text{ MHz}$	-49			dBc
		$f_{\text{out}} = 850\text{ MHz}$	-56			dBc
		$f_{\text{out}} = 1800\text{ MHz}$	-58			dBc
		$f_{\text{out}} = 2600\text{ MHz}$	-60			dBc
		$f_{\text{out}} = 3500\text{ MHz}$	-63			dBc
		$f_{\text{out}} = 4900\text{ MHz}$	-66			dBc
		$f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 5\text{ MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$	-83			dBc
		$f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 30\text{ MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$	-83			dBc
		$f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 100\text{ MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$	-82			dBc
		$f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 400\text{ MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$	-79			dBc
		$f_{\text{out}} = 850\text{ MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$	-87			dBc
		$f_{\text{out}} = 1800\text{ MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$	-84			dBc
		$f_{\text{out}} = 2600\text{ MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$	-79			dBc
		$f_{\text{out}} = 3500\text{ MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$	-84			dBc
		$f_{\text{out}} = 4900\text{ MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$	-88			dBc

#### 4.5 Transmitter Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; TX Input Rate = 491.52MSPS below 6GHz and 500MSPS above 6GHz,  $f_{\text{DAC}} = 11796.48\text{MSPS}$  below 6GHz and 9GSPS above 6GHz; PLL clock mode below 6GHz and External clock mode above 6GHz; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
HD <sub>n</sub> , n >= 4	Harmonic Distortion n >= 4 (within Nyquist zone)	$f_{\text{DAC}} = 6 \text{ GSPS}, f_{\text{out}} = 5 \text{ MHz}$	-58			dBc
		$f_{\text{DAC}} = 6 \text{ GSPS}, f_{\text{out}} = 30 \text{ MHz}$	-60			dBc
		$f_{\text{DAC}} = 6 \text{ GSPS}, f_{\text{out}} = 100 \text{ MHz}$	-61			dBc
		$f_{\text{DAC}} = 6 \text{ GSPS}, f_{\text{out}} = 400 \text{ MHz}$	-50			dBc
		$f_{\text{out}} = 850 \text{ MHz}$	-85			dBc
		$f_{\text{out}} = 1800 \text{ MHz}$	-90			dBc
		$f_{\text{out}} = 2600 \text{ MHz}$	-84			dBc
		$f_{\text{out}} = 3500 \text{ MHz}$	-86			dBc
		$f_{\text{out}} = 4900 \text{ MHz}$	-87			dBc
		$f_{\text{DAC}} = 6 \text{ GSPS}, f_{\text{out}} = 5 \text{ MHz}, A_{\text{OUT}} = -12\text{dBFS}$	-92			dBc
		$f_{\text{DAC}} = 6 \text{ GSPS}, f_{\text{out}} = 30 \text{ MHz}, A_{\text{OUT}} = -12\text{dBFS}$	-94			dBc
		$f_{\text{DAC}} = 6 \text{ GSPS}, f_{\text{out}} = 100 \text{ MHz}, A_{\text{OUT}} = -12\text{dBFS}$	-93			dBc
		$f_{\text{DAC}} = 6 \text{ GSPS}, f_{\text{out}} = 400 \text{ MHz}, A_{\text{OUT}} = -12\text{dBFS}$	-85			dBc
		$f_{\text{out}} = 850 \text{ MHz}, A_{\text{OUT}} = -12\text{dBFS}$	-89			dBc
		$f_{\text{out}} = 1800 \text{ MHz}, A_{\text{OUT}} = -12\text{dBFS}$	-92			dBc
SFDR +/- 250 MHz	Spurious Free Dynamic Range within +/- 250 MHz	$f_{\text{DAC}} = 6 \text{ GSPS}, f_{\text{out}} = 400 \text{ MHz}$	87			dBc
		$f_{\text{out}} = 850 \text{ MHz}, f_{\text{DAC}} = 11796.48 \text{ MSPS}$	84			dBc
		$f_{\text{out}} = 1800 \text{ MHz}, f_{\text{DAC}} = 11796.48 \text{ MSPS}$	78			dBc
		$f_{\text{out}} = 2600 \text{ MHz}, f_{\text{DAC}} = 11796.48 \text{ MSPS}$	80			dBc
		$f_{\text{out}} = 3500 \text{ MHz}, f_{\text{DAC}} = 11796.48 \text{ MSPS}$	81			dBc
		$f_{\text{out}} = 4900 \text{ MHz}, f_{\text{DAC}} = 11796.48 \text{ MSPS}$	74			dBc
$f_s/4$	Fixed Spur	$f_{\text{DAC}} = 5898.24\text{MSPS}, f_{\text{OUT}} = f_{\text{DAC}}/4\text{-}50\text{MHz}$	-95			dBFS
		$f_{\text{DAC}} = 8847.36\text{MSPS}, f_{\text{OUT}} = f_{\text{DAC}}/4\text{-}50\text{MHz}$	-88			dBFS
		$f_{\text{DAC}} = 11796.48\text{MSPS}, f_{\text{OUT}} = f_{\text{DAC}}/4\text{-}50\text{MHz}$	-76			dBFS
$f_s/2$	Fixed Spur	$f_{\text{DAC}} = 5898.24\text{MSPS}, f_{\text{OUT}} = f_{\text{DAC}}/2\text{-}50\text{MHz}$	-52			dBFS
		$f_{\text{DAC}} = 8847.36\text{MSPS}, f_{\text{OUT}} = f_{\text{DAC}}/2\text{-}50\text{MHz}$	-45			dBFS
		$f_{\text{DAC}} = 11796.48 \text{ MSPS}, f_{\text{OUT}} = f_{\text{DAC}}/2\text{-}50\text{MHz}$	-49			dBFS

## 4.5 Transmitter Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; TX Input Rate = 491.52MSPS below 6GHz and 500MSPS above 6GHz,  $f_{\text{DAC}} = 11796.48\text{MSPS}$  below 6GHz and 9GSPS above 6GHz; PLL clock mode below 6GHz and External clock mode above 6GHz; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
3*f <sub>S</sub> /4	Fixed Spur	2nd Nyquist, $f_{\text{DAC}} = 5898.24\text{MSPS}$ , $f_{\text{out}}=3*f_{\text{DAC}}/4-50\text{MHz}$		-82		dBFS
		2nd Nyquist, $f_{\text{DAC}} = 8847.36\text{MSPS}$ , $f_{\text{out}}=3*f_{\text{DAC}}/4-50\text{MHz}$		-75		dBFS
		2nd Nyquist, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $f_{\text{out}}=3*f_{\text{DAC}}/4-50\text{MHz}$		-49		dBFS
ACPR <sub>1xcarr</sub>	ACPR - 1 carrier, LTE 20MHz E-TM1.1 carrier $f_{\text{out}} = 0.85\text{ GHz}$	Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $\text{Pout}=-13\text{dBFS}$		-70		dBc
		Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $\text{Pout}=-13\text{dBFS}$		-66		dBc
		Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $\text{Pout}=-13\text{dBFS}$		-62		dBc
		Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $\text{Pout}=-13\text{dBFS}$		-51		dBc
ACPR <sub>1xcarr</sub>	ACPR - 1 carrier, LTE 20MHz E-TM1.1 carrier $f_{\text{out}} = 1.8425\text{ GHz}$	Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $\text{Pout}=-13\text{dBFS}$		-71		dBc
		Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $\text{Pout}=-13\text{dBFS}$		-66		dBc
		Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $\text{Pout}=-13\text{dBFS}$		-61		dBc
		Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $\text{Pout}=-13\text{dBFS}$		-50		dBc
ACPR <sub>1xcarr</sub>	ACPR - 1 carrier, LTE 20MHz E-TM1.1 carrier $f_{\text{out}} = 2.6\text{ GHz}$	Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $\text{Pout}=-13\text{dBFS}$		-72		dBc
		Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $\text{Pout}=-13\text{dBFS}$		-66		dBc
		Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $\text{Pout}=-13\text{dBFS}$		-60		dBc
		Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $\text{Pout}=-13\text{dBFS}$		-49		dBc
ACPR <sub>1xcarr</sub>	ACPR - 1 carrier, LTE 20MHz E-TM1.1 carrier $f_{\text{out}} = 3.5\text{ GHz}$	Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $\text{Pout}=-13\text{dBFS}$		-71		dBc
		Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $\text{Pout}=-13\text{dBFS}$		-65		dBc
		Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $\text{Pout}=-13\text{dBFS}$		-58		dBc
		Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $\text{Pout}=-13\text{dBFS}$		-47		dBc
ACPR <sub>1xcarr</sub>	ACPR - 1 carrier, LTE 20MHz E-TM1.1 carrier $f_{\text{out}} = 4.9\text{ GHz}$	Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $\text{Pout}=-13\text{dBFS}$		-69		dBc
		Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $\text{Pout}=-13\text{dBFS}$		-64		dBc
		Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $\text{Pout}=-13\text{dBFS}$		-58		dBc
		Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $\text{Pout}=-13\text{dBFS}$		-47		dBc

## 4.5 Transmitter Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; TX Input Rate = 491.52MSPS below 6GHz and 500MSPS above 6GHz,  $f_{\text{DAC}} = 11796.48\text{MSPS}$  below 6GHz and 9GSPS above 6GHz; PLL clock mode below 6GHz and External clock mode above 6GHz; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ACPR <sub>1xcarr</sub>	ACPR - 1 carrier, NR 100MHz E-TM1.1 carrier $f_{\text{out}} = 2.6 \text{ GHz}$	Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS		-65		dBc
		Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS		-59		dBc
		Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS		-53		dBc
		Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS		-41		dBc
ACPR <sub>1xcarr</sub>	ACPR - 1 carrier, NR 100MHz E-TM1.1 carrier $f_{\text{out}} = 3.5 \text{ GHz}$	Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS		-63		dBc
		Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS		-56		dBc
		Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS		-49		dBc
		Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS		-38		dBc
ACPR <sub>1xcarr</sub>	ACPR - 1 carrier, NR 100MHz E-TM1.1 carrier $f_{\text{out}} = 4.9 \text{ GHz}$	Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS		-63		dBc
		Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS		-56		dBc
		Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS		-51		dBc
		Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS		-41		dBc
EVM	Error Vector Magnitude, 1x 20MHz E-TM3.1/3.1a, no ref. clock noise	$F_{\text{out}} = 0.85 \text{ GHz}$ , $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $P_{\text{OUT}} = -13\text{dBFS}$		0.16		%
		$F_{\text{out}} = 1.8425 \text{ GHz}$ , $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $P_{\text{OUT}} = -13\text{dBFS}$		0.21		%
		$F_{\text{out}} = 2.6 \text{ GHz}$ , $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $P_{\text{OUT}} = -13\text{dBFS}$		0.24		%
		$F_{\text{out}} = 3.5 \text{ GHz}$ , $P_{\text{OUT}} = -13\text{dBFS}$		0.27		%
		$F_{\text{out}} = 4.9 \text{ GHz}$ , $P_{\text{OUT}} = -13\text{dBFS}$		0.38		%
NSD <sub>dBFS</sub>	Noise Spectral Density 20MHz offset $f_{\text{OUT}} = 5 \text{ MHz}$	Atten=0dB, $f_{\text{DAC}} = 6000\text{MSPS}$ , 20Gbps SerDes rate, Pout=-12dBFS		-148		dBFS/Hz
		Atten=20dB, $f_{\text{DAC}} = 6000\text{MSPS}$ , 20Gbps SerDes rate, Pout=-12dBFS		-143		dBFS/Hz
		Atten=28dB, $f_{\text{DAC}} = 6000\text{MSPS}$ , 20Gbps SerDes rate, Pout=-12dBFS		-139		dBFS/Hz
		Atten=39dB, $f_{\text{DAC}} = 6000\text{MSPS}$ , 20Gbps SerDes rate, Pout=-12dBFS		-129		dBFS/Hz
NSD <sub>dBFS</sub>	Noise Spectral Density 20MHz offset $f_{\text{OUT}} = 30 \text{ MHz}$	Atten=0dB, $f_{\text{DAC}} = 6000\text{MSPS}$ , 20Gbps SerDes rate, Pout=-12dBFS		-154		dBFS/Hz
		Atten=20dB, $f_{\text{DAC}} = 6000\text{MSPS}$ , 20Gbps SerDes rate, Pout=-12dBFS		-146		dBFS/Hz
		Atten=28dB, $f_{\text{DAC}} = 6000\text{MSPS}$ , 20Gbps SerDes rate, Pout=-12dBFS		-142		dBFS/Hz
		Atten=39dB, $f_{\text{DAC}} = 6000\text{MSPS}$ , 20Gbps SerDes rate, Pout=-12dBFS		-132		dBFS/Hz

## 4.5 Transmitter Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; TX Input Rate = 491.52MSPS below 6GHz and 500MSPS above 6GHz,  $f_{\text{DAC}} = 11796.48\text{MSPS}$  below 6GHz and 9GSPS above 6GHz; PLL clock mode below 6GHz and External clock mode above 6GHz; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
NSD <sub>dBFS</sub>	Noise Spectral Density 20MHz offset $f_{\text{OUT}} = 100 \text{ MHz}$	Atten=0dB, $f_{\text{DAC}} = 6000\text{MSPS}$ , 20Gbps SerDes rate, Pout=-12dBFS		-158		dBFS/ Hz
		Atten=20dB, $f_{\text{DAC}} = 6000\text{MSPS}$ , 20Gbps SerDes rate, Pout=-12dBFS		-150		dBFS/ Hz
		Atten=28dB, $f_{\text{DAC}} = 6000\text{MSPS}$ , 20Gbps SerDes rate, Pout=-12dBFS		-146		dBFS/ Hz
		Atten=39dB, $f_{\text{DAC}} = 6000\text{MSPS}$ , 20Gbps SerDes rate, Pout=-12dBFS		-136		dBFS/ Hz
NSD <sub>dBFS</sub>	Noise Spectral Density 20MHz offset $f_{\text{OUT}} = 400 \text{ MHz}$	Atten=0dB, $f_{\text{DAC}} = 6000\text{MSPS}$ , 20Gbps SerDes rate, Pout=-12dBFS		-160		dBFS/ Hz
		Atten=20dB, $f_{\text{DAC}} = 6000\text{MSPS}$ , 20Gbps SerDes rate, Pout=-12dBFS		-153		dBFS/ Hz
		Atten=28dB, $f_{\text{DAC}} = 6000\text{MSPS}$ , 20Gbps SerDes rate, Pout=-12dBFS		-150		dBFS/ Hz
		Atten=39dB, $f_{\text{DAC}} = 6000\text{MSPS}$ , 20Gbps SerDes rate, Pout=-12dBFS		-139		dBFS/ Hz
NSD <sub>dBFS</sub>	Noise Spectral Density 20MHz offset $f_{\text{OUT}} = 0.85 \text{ GHz}$	Atten=0dB, $f_{\text{DAC}} = 5898.24\text{MSPS}$ , Pout=-13dBFS		-158.8		dBFS/ Hz
		Atten=20dB, $f_{\text{DAC}} = 5898.24\text{MSPS}$ , Pout=-13dBFS		-152.7		dBFS/ Hz
		Atten=28dB, $f_{\text{DAC}} = 5898.24\text{MSPS}$ , Pout=-13dBFS		-148.7		dBFS/ Hz
		Atten=39dB, $f_{\text{DAC}} = 5898.24\text{MSPS}$ , Pout=-13dBFS		-137.9		dBFS/ Hz
NSD <sub>dBFS</sub>	Noise Spectral Density 20MHz offset $f_{\text{OUT}} = 1.8 \text{ GHz}$	Atten=0dB, $f_{\text{DAC}} = 5898.24\text{MSPS}$ , Pout=-13dBFS		-157.9		dBFS/ Hz
		Atten=20dB, $f_{\text{DAC}} = 5898.24\text{MSPS}$ , Pout=-13dBFS		-151.3		dBFS/ Hz
		Atten=28dB, $f_{\text{DAC}} = 5898.24\text{MSPS}$ , Pout=-13dBFS		-145.6		dBFS/ Hz
		Atten=39dB, $f_{\text{DAC}} = 5898.24\text{MSPS}$ , Pout=-13dBFS		-134.8		dBFS/ Hz
NSD <sub>dBFS</sub>	Noise Spectral Density 20MHz offset $f_{\text{OUT}} = 2.6 \text{ GHz}$	Atten=0dB, $f_{\text{DAC}} = 8847.36\text{MSPS}$ , Pout=-13dBFS		-158.3		dBFS/ Hz
		Atten=20dB, $f_{\text{DAC}} = 8847.36\text{MSPS}$ , Pout=-13dBFS		-151.6		dBFS/ Hz
		Atten=28dB, $f_{\text{DAC}} = 8847.36\text{MSPS}$ , Pout=-13dBFS		-144.9		dBFS/ Hz
		Atten=39dB, $f_{\text{DAC}} = 8847.36\text{MSPS}$ , Pout=-13dBFS		-134.0		dBFS/ Hz
NSD <sub>dBFS</sub>	Noise Spectral Density 20MHz offset $F_{\text{out}} = 3.5 \text{ GHz}$	Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS		-158.2		dBFS/ Hz
		Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS		-150.9		dBFS/ Hz
		Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS		-144.4		dBFS/ Hz
		Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS		-133.4		dBFS/ Hz

## 4.5 Transmitter Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; TX Input Rate = 491.52MSPS below 6GHz and 500MSPS above 6GHz,  $f_{\text{DAC}} = 11796.48\text{MSPS}$  below 6GHz and 9GSPS above 6GHz; PLL clock mode below 6GHz and External clock mode above 6GHz; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$\text{NSD}_{\text{dBFS}}$	Noise Spectral Density 20MHz offset $F_{\text{out}} = 4.9 \text{ GHz}$	Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $P_{\text{out}}=-13\text{dBFS}$		-154.6		dBFS/ Hz
		Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $P_{\text{out}}=-13\text{dBFS}$		-147.0		dBFS/ Hz
		Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $P_{\text{out}}=-13\text{dBFS}$		-140.7		dBFS/ Hz
		Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $P_{\text{out}}=-13\text{dBFS}$		-129.9		dBFS/ Hz
S22	Output Return Loss, +/- $f_c * 10\%$	with matching		-12		dB
Isolation	Far Channel: 2TXOUT to 4TXOUT	$f_{\text{out}} = 10 \text{ MHz}$ , $f_{\text{DAC}} = 6000\text{MSPS}$ , straight mode <sup>(2)</sup>		-104		dB
		$f_{\text{out}} = 30 \text{ MHz}$ , $f_{\text{DAC}} = 6000\text{MSPS}$ , straight mode <sup>(2)</sup>		-100		dB
		$f_{\text{out}} = 100 \text{ MHz}$ , $f_{\text{DAC}} = 6000\text{MSPS}$ , straight mode <sup>(2)</sup>		-105		dB
		$f_{\text{out}} = 400 \text{ MH}$ , $f_{\text{DAC}} = 6000\text{MSPS}$ , straight mode <sup>(3)</sup>		-97		dB
		$f_{\text{out}} = 900 \text{ MHz}$ , $f_{\text{DAC}} = 8847.36\text{MSPS}$ , straight mode		-90		dB
		$f_{\text{out}} = 1850 \text{ MHz}$ , $f_{\text{DAC}} = 8847.36\text{MSPS}$ , straight mode		-91		dB
		$f_{\text{out}} = 2600 \text{ MHz}$ , $f_{\text{DAC}} = 8847.36\text{MSPS}$ , straight mode		-93		dB
		$f_{\text{out}} = 3500 \text{ MHz}$ , $f_{\text{DAC}} = 8847.36\text{MSPS}$ , straight mode		-94		dB
PN <sub>TXADD</sub>	Additive Phase Noise External Clock Mode <sup>(4)</sup>	$f_{\text{out}} = 3.7\text{GHz}$ , $f_{\text{OFFSET}} = 100\text{Hz}$		-97		dBc/Hz
		$f_{\text{out}} = 3.7\text{GHz}$ , $f_{\text{OFFSET}} = 1\text{kHz}$		-106		dBc/Hz
		$f_{\text{out}} = 3.7\text{GHz}$ , $f_{\text{OFFSET}} = 10\text{kHz}$		-117		dBc/Hz
		$f_{\text{out}} = 3.7\text{GHz}$ , $f_{\text{OFFSET}} = 100\text{kHz}$		-128		dBc/Hz
		$f_{\text{out}} = 3.7\text{GHz}$ , $f_{\text{OFFSET}} = 1\text{MHz}$		-138		dBc/Hz
		$f_{\text{out}} = 3.7\text{GHz}$ , $f_{\text{OFFSET}} = 10\text{MHz}$		-144		dBc/Hz

(1) After DSA calibration procedure

(2) measured with 1 $\mu\text{H}$  DC feed inductor

(3) measured with 0.39 $\mu\text{H}$  DC feed inductor

(4) Input clock phase noise subtracted.

## 4.6 RF ADC Electrical Characteristics

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; RX Output Rate = 491.52MSPS and 500MSPS above 6GHz,  $f_{\text{ADC}} = 2949.12\text{MSPS}$  below 6GHz and  $f_{\text{ADC}} = 3000\text{MSPS}$  above 6GHz; PLL clock mode with  $f_{\text{REF}} = 491.52\text{MHz}$  below 6GHz input frequency and External clock mode with  $f_{\text{CLK}} = 9\text{GHz}$  above 6GHz input frequency; nominal power supplies; DSA Setting =3dB; SerDes rate =24.33Gbps; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADC <sub>RES</sub>	ADC resolution			14		bits
F <sub>RFin</sub>	RF input frequency range		5	7400		MHz
P <sub>FS_CW,min</sub>	Min Full scale input power, at device pins <sup>(1)</sup>	f <sub>IN</sub> = 5 MHz, DSA=0dB, f <sub>ADC</sub> = 1500MSPS, f <sub>NCO</sub> = 17MHz, Decimate by 48		-0.4		dBm
		f <sub>IN</sub> = 30 MHz, DSA=0dB, f <sub>ADC</sub> = 1500MSPS, f <sub>NCO</sub> = 30MHz, Decimate by 24		-2.2		dBm
		f <sub>IN</sub> = 410 MHz, DSA=0dB, f <sub>ADC</sub> = 3000MSPS, f <sub>NCO</sub> = 400MHz, Decimate by 12		-2.5		dBm
		f <sub>IN</sub> = 830 MHz, DSA=0dB		-2.9		dBm
		f <sub>IN</sub> = 1760 MHz, DSA=0dB		-2.8		dBm
		f <sub>IN</sub> = 2610 MHz, DSA=0dB		-1.8		dBm
		f <sub>IN</sub> = 3610 MHz, DSA=0dB		-0.4		dBm
		f <sub>IN</sub> = 4910 MHz, DSA=0dB		0.1		dBm
R <sub>TERM</sub>	Input reference impedance		100.0			Ω
ATT <sub>range</sub>	DSA Attenuation range		25.0			dB
ATT <sub>step</sub>	DSA Attenuation step		0.5			dB
	DSA Attenuation step accuracy	Delta=Gatt(X)-Gatt(X-1), F <sub>in</sub> =3610MHz, after calibration	0.1			dB
	DSA Gain Steps Phase accuracy any 8dB range	F <sub>in</sub> =3610MHz, after calibration	0.9			deg
	DSA Gain Steps Phase accuracy any 8dB range	F <sub>in</sub> =4910MHz, after calibration	1.8			deg
G <sub>flat</sub>	Gain flatness	Measured Over 80MHz BW	0.2			dB
		Measured Over 200MHz BW	0.5			dB
		Measured Over 400MHz BW	1.1			dB

## 4.6 RF ADC Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; RX Output Rate = 491.52MSPS and 500MSPS above 6GHz,  $f_{\text{ADC}} = 2949.12\text{MSPS}$  below 6GHz and  $f_{\text{ADC}} = 3000\text{MSPS}$  above 6GHz; PLL clock mode with  $f_{\text{REF}} = 491.52\text{MHz}$  below 6GHz input frequency and External clock mode with  $f_{\text{CLK}} = 9\text{GHz}$  above 6GHz input frequency; nominal power supplies; DSA Setting =3dB; SerDes rate =24.33Gbps; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
NSD	Noise Density <sup>(3)</sup> (small signal = -30dBFS)	$f_{\text{IN}} = 5 \text{ MHz}$ , DSA = 3dB, $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48		-147.1		dBFS/Hz
		$f_{\text{IN}} = 30 \text{ MHz}$ , DSA = 3dB, $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 30\text{MHz}$ , Decimate by 24		-150.7		dBFS/Hz
		$f_{\text{IN}} = 410 \text{ MHz}$ , DSA = 3dB, $f_{\text{ADC}} = 3000\text{MSPS}$ , $f_{\text{NCO}} = 400\text{MHz}$ , Decimate by 24		-155.4		dBFS/Hz
		$f_{\text{IN}} = 830 \text{ MHz}$ , DSA = 3dB		-156.2		dBFS/Hz
		$f_{\text{IN}} = 1760 \text{ MHz}$ , DSA = 3dB		-156.0		dBFS/Hz
		$f_{\text{IN}} = 2610 \text{ MHz}$ , DSA = 3dB		-155.4		dBFS/Hz
		$f_{\text{IN}} = 3610 \text{ MHz}$ , DSA = 3dB		-155.1		dBFS/Hz
		$f_{\text{IN}} = 4910 \text{ MHz}$ , DSA = 3dB		-155.1		dBFS/Hz
		$f_{\text{IN}} = 5 \text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48, 3<=Atten<=22		-147.8		dBFS/Hz
		$f_{\text{IN}} = 30 \text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 30\text{MHz}$ , Decimate by 24, 3<=Atten<=22		-151.5		dBFS/Hz
		$f_{\text{IN}} = 410 \text{ MHz}$ , 3<=Atten<=22, $f_{\text{ADC}} = 3000\text{MSPS}$ , $f_{\text{NCO}} = 400\text{MHz}$ , Decimate by 24		-156.6		dBFS/Hz
		$f_{\text{IN}} = 830 \text{ MHz}$ , 3<=Atten<=22		-156.0		dBFS/Hz
		$f_{\text{IN}} = 1760 \text{ MHz}$ , 3<=Atten<=25		-155.8		dBFS/Hz
		$f_{\text{IN}} = 2610 \text{ MHz}$ , 3<=Atten<=25		-155.7		dBFS/Hz
		$f_{\text{IN}} = 3610 \text{ MHz}$ , 3<=Atten<=25		-155.4		dBFS/Hz
		$f_{\text{IN}} = 4910 \text{ MHz}$ , 3<=Atten<=25		-155.8		dBFS/Hz
NF <sub>min</sub>	Noise Figure min DSA Atten=0 - 3dB	$f_{\text{IN}} = 5 \text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48		29.4		dB
		$f_{\text{IN}} = 30 \text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 30\text{MHz}$ , Decimate by 24		24.5		dB
		$f_{\text{IN}} = 410 \text{ MHz}$ , $f_{\text{ADC}} = 3000\text{MSPS}$ , $f_{\text{NCO}} = 400\text{MHz}$ , Decimate by 24		19.3		dB
		$f_{\text{IN}} = 830 \text{ MHz}$		19.1		dB
		$f_{\text{IN}} = 1760 \text{ MHz}$		19.0		dB
		$f_{\text{IN}} = 2610 \text{ MHz}$		20.9		dB
		$f_{\text{IN}} = 3610 \text{ MHz}$		22.8		dB
		$f_{\text{IN}} = 4910 \text{ MHz}$		22.4		dB

## 4.6 RF ADC Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; RX Output Rate = 491.52MSPS and 500MSPS above 6GHz,  $f_{\text{ADC}} = 2949.12\text{MSPS}$  below 6GHz and  $f_{\text{ADC}} = 3000\text{MSPS}$  above 6GHz; PLL clock mode with  $f_{\text{REF}} = 491.52\text{MHz}$  below 6GHz input frequency and External clock mode with  $f_{\text{CLK}} = 9\text{GHz}$  above 6GHz input frequency; nominal power supplies; DSA Setting =3dB; SerDes rate =24.33Gbps; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
NF	Noise Figure <sup>(4)</sup> DSA Atten=4dB	$f_{\text{IN}} = 5 \text{ MHz}, f_{\text{ADC}} = 1500\text{MSPS}, f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48		30.6		dB
		$f_{\text{IN}} = 30 \text{ MHz}, f_{\text{ADC}} = 1500\text{MSPS}, f_{\text{NCO}} = 30\text{MHz}$ , Decimate by 24		25.1		dB
		$f_{\text{IN}} = 410 \text{ MHz}, f_{\text{ADC}} = 3000\text{MSPS}, f_{\text{NCO}} = 400\text{MHz}$ , Decimate by 24		20.1		dB
		$f_{\text{IN}} = 830 \text{ MHz}$		20.0		dB
		$f_{\text{IN}} = 1760 \text{ MHz}$		20.6		dB
		$f_{\text{IN}} = 2610 \text{ MHz}$		21.9		dB
		$f_{\text{IN}} = 3610 \text{ MHz}$		23.5		dB
NF <sub>max</sub>	Noise Figure DSA Atten=20dB	$f_{\text{IN}} = 5 \text{ MHz}, f_{\text{ADC}} = 1500\text{MSPS}, f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48		45.9		dB
		$f_{\text{IN}} = 30 \text{ MHz}, f_{\text{ADC}} = 1500\text{MSPS}, f_{\text{NCO}} = 30\text{MHz}$ , Decimate by 24		40.2		dB
		$f_{\text{IN}} = 410 \text{ MHz}, f_{\text{ADC}} = 3000\text{MSPS}, f_{\text{NCO}} = 400\text{MHz}$ , Decimate by 24		35.0		dB
		$f_{\text{IN}} = 830 \text{ MHz}$		34.7		dB
		$f_{\text{IN}} = 1760 \text{ MHz}$		35.2		dB
		$f_{\text{IN}} = 2610 \text{ MHz}$		36.0		dB
		$f_{\text{IN}} = 3610 \text{ MHz}$		37.3		dB
IMD3	3 <sup>rd</sup> order intermodulation 2 tones at $f_{\text{IN}} \pm 10\text{MHz}$ -7dBFS each tone	$f_{\text{IN}} = 30 \pm 1 \text{ MHz}, f_{\text{ADC}} = 1500\text{MSPS}, f_{\text{NCO}} = 30\text{MHz}$ , Decimate by 24		-82		dBc
		$f_{\text{IN}} = 400\text{MHz}$ and $405\text{MHz}, f_{\text{ADC}} = 3000\text{MSPS}, f_{\text{NCO}} = 400\text{MHz}$ , Decimate by 24		-75		dBc
		$f_{\text{IN}} = 840 \text{ MHz}$		-82		dBc
		$f_{\text{IN}} = 1770 \text{ MHz}$		-84		dBc
		$f_{\text{IN}} = 2610 \text{ MHz}$		-74		dBc
		$f_{\text{IN}} = 3610 \text{ MHz}$		-77		dBc
		$f_{\text{IN}} = 4920 \text{ MHz}$		-76		dBc

## 4.6 RF ADC Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; RX Output Rate = 491.52MSPS and 500MSPS above 6GHz,  $f_{\text{ADC}} = 2949.12\text{MSPS}$  below 6GHz and  $f_{\text{ADC}} = 3000\text{MSPS}$  above 6GHz; PLL clock mode with  $f_{\text{REF}} = 491.52\text{MHz}$  below 6GHz input frequency and External clock mode with  $f_{\text{CLK}} = 9\text{GHz}$  above 6GHz input frequency; nominal power supplies; DSA Setting =3dB; SerDes rate =24.33Gbps; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SFDR	Spurious Free Dynamic Range within output bandwidth, $A_{\text{IN}} = -3\text{ dBFS}$	$f_{\text{IN}} = 5\text{ MHz}, f_{\text{ADC}} = 1500\text{MSPS}, f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48		78		dBFS
		$f_{\text{IN}} = 30\text{ MHz}, f_{\text{ADC}} = 1500\text{MSPS}, f_{\text{NCO}} = 30\text{MHz}$ , Decimate by 24		100		dBFS
		$f_{\text{IN}} = 410\text{ MHz}, f_{\text{ADC}} = 3000\text{MSPS}, f_{\text{NCO}} = 400\text{MHz}$ , Decimate by 24		94		dBFS
		$f_{\text{IN}} = 830\text{ MHz}$		88		dBFS
		$f_{\text{IN}} = 1760\text{ MHz}$		81		dBFS
		$f_{\text{IN}} = 2610\text{ MHz}$		88		dBFS
		$f_{\text{IN}} = 3610\text{ MHz}$		84		dBFS
HD2	2nd Harmonic Distortion $A_{\text{IN}} = -3\text{ dBFS}^{(2)}$	$f_{\text{IN}} = 5\text{ MHz}, f_{\text{ADC}} = 1500\text{MSPS}, f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48		-84		dBFS
		$f_{\text{IN}} = 30\text{ MHz}, f_{\text{ADC}} = 1500\text{MSPS}$ , Bypass Mode (TI only test mode)		-91		dBFS
		$f_{\text{IN}} = 410\text{ MHz}, f_{\text{ADC}} = 3000\text{MSPS}$ , Bypass Mode (TI only test mode)		-90		dBFS
		$f_{\text{IN}} = 830\text{ MHz}$		-86		dBFS
		$f_{\text{IN}} = 1760\text{ MHz}$		-90		dBFS
		$f_{\text{IN}} = 2610\text{ MHz}$		-88		dBFS
		$f_{\text{IN}} = 3610\text{ MHz}$		-87		dBFS
HD3	3rd Harmonic Distortion $A_{\text{IN}} = -3\text{ dBFS}$	$f_{\text{IN}} = 5\text{ MHz}, f_{\text{ADC}} = 1500\text{MSPS}, f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48		-78		dBFS
		$f_{\text{IN}} = 30\text{ MHz}, f_{\text{ADC}} = 1500\text{MSPS}$ , Bypass Mode (TI only test mode)		-96		dBFS
		$f_{\text{IN}} = 410\text{ MHz}, f_{\text{ADC}} = 3000\text{MSPS}$ , Bypass Mode (TI only test mode)		-94		dBFS
		$f_{\text{IN}} = 830\text{ MHz}$		-80		dBFS
		$f_{\text{IN}} = 1760\text{ MHz}$		-85		dBFS
		$f_{\text{IN}} = 2610\text{ MHz}$		-86		dBFS
		$f_{\text{IN}} = 3610\text{ MHz}$		-78		dBFS
HDn, n>3	SFDR excl. HD2 and HD3 $A_{\text{IN}} = -3\text{ dBFS}$	$f_{\text{IN}} = 5\text{ MHz}, f_{\text{ADC}} = 1500\text{MSPS}, f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48		-94		dBFS
		$f_{\text{IN}} = 30\text{ MHz}, f_{\text{ADC}} = 1500\text{MSPS}, f_{\text{NCO}} = 30\text{MHz}$ , Decimate by 24		-94		dBFS
		$f_{\text{IN}} = 410\text{ MHz}, f_{\text{ADC}} = 3000\text{MSPS}, f_{\text{NCO}} = 400\text{MHz}$ , Decimate by 24		-94		dBFS
		$f_{\text{IN}} = 830\text{ MHz}$		-88		dBFS
		$f_{\text{IN}} = 1760\text{ MHz}$		-81		dBFS
		$f_{\text{IN}} = 2610\text{ MHz}$		-88		dBFS
		$f_{\text{IN}} = 3610\text{ MHz}$		-84		dBFS
		$f_{\text{IN}} = 4910\text{ MHz}$		-82		dBFS

## 4.6 RF ADC Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; RX Output Rate = 491.52MSPS and 500MSPS above 6GHz,  $f_{\text{ADC}} = 2949.12\text{MSPS}$  below 6GHz and  $f_{\text{ADC}} = 3000\text{MSPS}$  above 6GHz; PLL clock mode with  $f_{\text{REF}} = 491.52\text{MHz}$  below 6GHz input frequency and External clock mode with  $f_{\text{CLK}} = 9\text{GHz}$  above 6GHz input frequency; nominal power supplies; DSA Setting =3dB; SerDes rate =24.33Gbps; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SFDR	Spurious Free Dynamic Range $A_{\text{IN}} = -13\text{ dBFS}$	$f_{\text{IN}} = 5\text{ MHz}, f_{\text{ADC}} = 1500\text{MSPS}, f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48		101		dBFS
		$f_{\text{IN}} = 30\text{ MHz}, f_{\text{ADC}} = 1500\text{MSPS}, f_{\text{NCO}} = 30\text{MHz}$ , Decimate by 24		105		dBFS
		$f_{\text{IN}} = 410\text{ MHz}, f_{\text{ADC}} = 3000\text{MSPS}, f_{\text{NCO}} = 400\text{MHz}$ , Decimate by 24		95		dBFS
		$f_{\text{IN}} = 830\text{ MHz}$		89		dBFS
		$f_{\text{IN}} = 1760\text{ MHz}$		89		dBFS
		$f_{\text{IN}} = 2610\text{ MHz}$		95		dBFS
		$f_{\text{IN}} = 3610\text{ MHz}$		87		dBFS
HD2	2nd Harmonic Distortion <sup>(2)</sup> $A_{\text{IN}} = -13\text{ dBFS}$	$f_{\text{IN}} = 5\text{ MHz}, f_{\text{ADC}} = 1500\text{MSPS}, f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48		-104		dBFS
		$f_{\text{IN}} = 30\text{ MHz}, f_{\text{ADC}} = 1500\text{MSPS}$ , Bypass Mode (TI only test mode)		-91		dBFS
		$f_{\text{IN}} = 410\text{ MHz}, f_{\text{ADC}} = 3000\text{MSPS}$ , Bypass Mode (TI only test mode)		-104		dBFS
		$f_{\text{IN}} = 830\text{ MHz}$ , with board trim		-79		dBFS
		$f_{\text{IN}} = 1760\text{ MHz}$ , with board trim		-102		dBFS
		$f_{\text{IN}} = 2610\text{ MHz}$ , with board trim		-100		dBFS
		$f_{\text{IN}} = 3610\text{ MHz}$ , with board trim		-101		dBFS
		$f_{\text{IN}} = 4910\text{ MHz}$ , with board trim		-99		dBFS
HD3	3rd Harmonic Distortion $A_{\text{IN}} = -13\text{ dBFS}$	$f_{\text{IN}} = 5\text{ MHz}, f_{\text{ADC}} = 1500\text{MSPS}, f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48		-103		dBFS
		$f_{\text{IN}} = 30\text{ MHz}, f_{\text{ADC}} = 1500\text{MSPS}$ , Bypass Mode (TI only test mode)		-84		dBFS
		$f_{\text{IN}} = 381\text{ MHz}, f_{\text{ADC}} = 3000\text{MSPS}$ , Bypass Mode (TI only test mode)		-91		dBFS
		$f_{\text{IN}} = 830\text{ MHz}$		-95		dBFS
		$f_{\text{IN}} = 1760\text{ MHz}$		-95		dBFS
		$f_{\text{IN}} = 2610\text{ MHz}$		-98		dBFS
		$f_{\text{IN}} = 3610\text{ MHz}$		-97		dBFS
		$f_{\text{IN}} = 4910\text{ MHz}$		-94		dBFS
HDn, n>3	SFDR excl. HD2 and HD3 $A_{\text{IN}} = -13\text{ dBFS}$	$f_{\text{IN}} = 5\text{ MHz}, f_{\text{ADC}} = 1500\text{MSPS}, f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48		-104		dBFS
		$f_{\text{IN}} = 30\text{ MHz}, f_{\text{ADC}} = 1500\text{MSPS}, f_{\text{NCO}} = 30\text{MHz}$ , Decimate by 24		-105		dBFS
		$f_{\text{IN}} = 410\text{ MHz}, f_{\text{ADC}} = 3000\text{MSPS}, f_{\text{NCO}} = 400\text{MHz}$ , Decimate by 24		-95		dBFS
		$f_{\text{IN}} = 830\text{ MHz}$		-89		dBFS
		$f_{\text{IN}} = 1760\text{ MHz}$		-89		dBFS
		$f_{\text{IN}} = 2610\text{ MHz}$		-95		dBFS
		$f_{\text{IN}} = 3610\text{ MHz}$		-90		dBFS
		$f_{\text{IN}} = 4910\text{ MHz}$		-90		dBFS

## 4.6 RF ADC Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; RX Output Rate = 491.52MSPS and 500MSPS above 6GHz,  $f_{\text{ADC}} = 2949.12\text{MSPS}$  below 6GHz and  $f_{\text{ADC}} = 3000\text{MSPS}$  above 6GHz; PLL clock mode with  $f_{\text{REF}} = 491.52\text{MHz}$  below 6GHz input frequency and External clock mode with  $f_{\text{CLK}} = 9\text{GHz}$  above 6GHz input frequency; nominal power supplies; DSA Setting =3dB; SerDes rate =24.33Gbps; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
TX-RX Isolation	2TXOUT to 1RXIN 4TXOUT to 3RXIN	$f_{\text{IN}} = 5 \text{ MHz}, f_{\text{ADC}} = 1500\text{MSPS}, f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48		-105		dB
		$f_{\text{IN}} = 30 \text{ MHz}, f_{\text{ADC}} = 1500\text{MSPS}, f_{\text{NCO}} = 30\text{MHz}$ , Decimate by 24		-101		dB
		$f_{\text{IN}} = 400 \text{ MHz}$		-99		dB
		$f_{\text{IN}} = 830 \text{ MHz}$		-86		dB
		$f_{\text{IN}} = 1760 \text{ MHz}$		-87		dB
		$f_{\text{IN}} = 2610 \text{ MHz}$		-84		dB
		$f_{\text{IN}} = 3610 \text{ MHz}$		-82		dB
		$f_{\text{IN}} = 4910 \text{ MHz}$		-82		dB

- (1) The input fullscale at minimum attenuation can be reduce by adding a digital gain range to the DSA, extending the useful range of the DSA. The noise figure remains constant over the digital gain range.
- (2) After HD2 trim on specific printed circuit board.
- (3) From DSA = 3dB down to 0dB, NSD increases 1dB per DSA dB
- (4) NF increase 1dB per DSA 1dB above DSA = 3dB

## 4.7 PLL/VCO/Clock Electrical Characteristics

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; Reference clock input frequency 491.52MHz (unless otherwise noted),  $f_{\text{DAC}} = f_{\text{VCO}}$ ,  $f_{\text{OUT}} = f_{\text{DAC}}/4$ , normalized to  $f_{\text{VCO}}$ .

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\text{VCO1}}$	VCO1 min frequency			7.2	GHz
	VCO1 max frequency			7.68	GHz
$f_{\text{VCO2}}$	VCO2 min frequency			8.848	GHz
	VCO2 max frequency			9.216	GHz
$f_{\text{VCO3}}$	VCO3 min frequency			9.8304	GHz
	VCO3 max frequency			10.24	GHz
$f_{\text{VCO4}}$	VCO4 min frequency			11.7965	GHz
	VCO4 max frequency			12.288	GHz
$\text{DIV}_{\text{DAC}}$	DAC sample rate divider			1, 2 or 3	
$\text{DIV}_{\text{RXADC}}$				1, 2, 3, 4, 6 or 8	
PN <sub>VCO</sub>	600kHz		-113		dBc/Hz
	800kHz		-116		dBc/Hz
	1MHz		-119		dBc/Hz
	1.8MHz		-125		dBc/Hz
	5MHz		-133		dBc/Hz
	50MHz		-141		dBc/Hz
	600kHz		-114		dBc/Hz
	800kHz		-118		dBc/Hz
	1MHz		-120		dBc/Hz
	1.8MHz		-127		dBc/Hz
PN <sub>VCO</sub>	5MHz		-135		dBc/Hz
	50MHz		-142		dBc/Hz
	600kHz		-113		dBc/Hz
	800kHz		-116		dBc/Hz
	1MHz		-119		dBc/Hz
	1.8MHz		-125		dBc/Hz
	5MHz		-134		dBc/Hz
	50MHz		-140		dBc/Hz
	600kHz		-116		dBc/Hz
	800kHz		-119		dBc/Hz
PN <sub>VCO</sub>	1MHz		-122		dBc/Hz
	1.8MHz		-127		dBc/Hz
	5MHz		-136		dBc/Hz
	50MHz		-143		dBc/Hz
	600kHz		-116		dBc/Hz
	800kHz		-119		dBc/Hz
	1MHz		-122		dBc/Hz
	1.8MHz		-127		dBc/Hz
	5MHz		-136		dBc/Hz
	50MHz		-143		dBc/Hz
$F_{\text{rms}}$	$f_{\text{PLL}}=11.79848 \text{ GHz}, [1\text{KHz}, 100\text{MHz}]$		-43.4		dBc/Hz
	$f_{\text{PLL}}=8.8536 \text{ GHz}, [1\text{KHz}, 100\text{MHz}]$		-47.6		dBc/Hz
	$f_{\text{PLL}}=9.8304 \text{ GHz}, [1\text{KHz}, 100\text{MHz}]$		-46.2		dBc/Hz
$f_{\text{PFD}}$	PFD frequency		100	500	MHz
$\text{PN}_{\text{pll\_flat}}$	Normalized PLL flat Noise	$f_{\text{VCO}} = 11796.48\text{MHz}$		-226.5	dBc/Hz
$F_{\text{REF}}$	Input Clock frequency		0.1	12	GHz
$V_{\text{SS}}$	Input Clock level		0.6	1.8	V <sub>ppdiff</sub>

## 4.7 PLL/VCO/Clock Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; Reference clock input frequency 491.52MHz (unless otherwise noted),  $f_{\text{DAC}} = f_{\text{VCO}}$ ,  $f_{\text{OUT}} = f_{\text{DAC}}/4$ , normalized to  $f_{\text{VCO}}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Coupling		AC Coupling Only				
REFCLK input impedance <sup>(2)</sup>	Parallel resistance	100		$\Omega$		
	Parallel capacitance	0.5		pF		

(1) Single Sideband, not including the reference clock contribution

(2) Refer to S11 data available from TI for impedance vs frequency

## 4.8 Digital Electrical Characteristics

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>CML SerDes Inputs [8:1]SRX+/-</b>						
$V_{\text{SRDIFF}}$	SerDes Receiver Input Amplitude	differential	100	1200		mVpp
$V_{\text{SRCOM}}$	SerDes Input Common Mode			400		mV
$Z_{\text{SRdiff}}$	SerDes Internal Differential Termination <sup>(1)</sup>			100		$\Omega$
$F_{\text{SerDes}}$	SerDes Bit Rate	Full rate mode	19	29.5		Gbps
		Half rate mode	9.5	16.25		
		Quarter rate mode	4.75	8.125		
		$1/8^{\text{th}}$	2.375	4.062		
	Insertion Loss Tolerance <sup>(2)</sup>	Serdess supply = 1.8V	1.1875	2.031		
$T_J$	Total Jitter Tolerance			25		dB
					0.42	UI
<b>CML SerDes Outputs [8:1]STX+/-</b>						
$V_{\text{STDIFF}}$	SerDes Transmitter Output Amplitude	differential	500	1000		mVpp
$V_{\text{STCOM}}$	SerDes Output Common Mode		0.4	0.45	0.55	V
$Z_{\text{STdiff}}$	SerDes Output Impedance			100		$\Omega$
TRF	Output rise and fall time	20-80%	8			ps
TEQS	Equalization range				7	dB
TTJ	Output total jitter				0.21	UI
<b>CMOS I/O: GPIO{B/C/D/E}x, SPICLK, SPISDIO, SPISDO, SPISEN, RESETZ, BISTB0, BISTB1</b>						
$V_{\text{IH}}$	High-Level Input Voltage		0.6×VDD1 P8GPIO			V
$V_{\text{IL}}$	Low-Level Input Voltage			0.4×VDD1 P8GPIO		V
$I_{\text{IH}}$	High-Level Input Current		-250	250		$\mu\text{A}$
$I_{\text{IL}}$	Low-Level Input Current		-250	250		$\mu\text{A}$
$C_L$	CMOS input capacitance			2		pF
$V_{\text{OH}}$	High-Level Input Voltage		VDD1P8G PIO-0.2			V
$V_{\text{OL}}$	Low-Level Input Voltage				0.2	V
<b>Differential Inputs: SYSREF+/- Mode A</b>						
$F_{\text{SYSREFMAX}}$	SYSREF Input Frequency Maximum			40		MHz
$V_{\text{SWINGSRMAX}}$	SYSREF Input Swing Maximum			1.8		Vppdiff <sup>(3)</sup>
$V_{\text{SWINGSRMIN}}$	SYSREF Input Swing Minimum	$f_{\text{REF}} < 500\text{MHz}$		0.3		Vppdiff <sup>(3)</sup>
$V_{\text{SWINGSRMIN}}$	SYSREF Input Swing Minimum	$f_{\text{REF}} > 500\text{MHz}$		0.6		Vppdiff <sup>(3)</sup>
$V_{\text{COMSRMAX}}$	SYSREF Input Common Mode Voltage Maximum			0.8		V
$V_{\text{COMSRMIN}}$	SYSREF Input Common Mode Voltage Minimum			0.6		V
$Z_T$	Input termination	differential	100 <sup>(1)</sup>			$\Omega$
$C_L$	Input capacitance	Each pin to GND		0.5		pF
<b>LVDS Inputs: 0SYNCIN+/- and 1SYNCIN+/-</b>						
$V_{\text{ICOM}}$	Input Common Voltage			1.2		V
$V_{\text{ID}}$	Differential Input Voltage swing			450		Vppdiff <sup>(3)</sup>
$Z_T$	Input termination	differential	100			$\Omega$

## 4.8 Digital Electrical Characteristics (continued)

Typical values at TA = +25°C, full temperature range is  $T_{A,MIN} = -40^{\circ}\text{C}$  to  $T_{J,MAX} = +110^{\circ}\text{C}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>LVDS Outputs: 0SYNCOUT+/- and 1SYNCOUT+/-</b>						
V <sub>O</sub> COM	Output Common Voltage			1.2		V
V <sub>OD</sub>	Differential Output Voltage swing			500		V <sub>ppdiff</sub> <sup>(3)</sup>
Z <sub>T</sub>	Internal Termination			100		Ω

(1) SYSREF termination is programmable between 100Ω, 150Ω and 300Ω

(2) Loss tolerance is bump to bump from STX to SRX

(3) V<sub>ppdiff</sub> is the difference between the maximum differential voltage (positive value) and minimum differential voltage (negative value).

## 4.9 Power Supply Electrical Characteristics

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; SerDes rate = 24.33Gbps; unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{VDD1P8}$	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX	Mode 1a: 2T2R - TDD, 50%/50% duty cycle TX: 125 MSPS input, 24x Int, $f_{DAC} = 3$ GSPS RX: $f_{ADC} = 1.5$ GSPS, 12x Dec, 125 MSPS output $f_{OUT}=f_{IN} = 400$ MHz Serdes: 8b/10b, 10 Gbps TX/RX LMFS: 1-4-8-1	260			mA
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8		297			mA
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO		70			mA
$I_{VDD1P2}$	Group 2A: VDD1P2FB + VDD1P2RX	Mode 1a: 2T2R - TDD, 50%/50% duty cycle TX: 125 MSPS input, 24x Int, $f_{DAC} = 3$ GSPS RX: $f_{ADC} = 1.5$ GSPS, 12x Dec, 125 MSPS output $f_{OUT}=f_{IN} = 400$ MHz Serdes: 8b/10b, 10 Gbps TX/RX LMFS: 1-4-8-1	89			mA
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC		288			mA
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF		76			mA
$I_{VDD0P9}$	Group 1A: DVDD0P9 + VDDT0P9		536			mA
$P_{diss}$	Power Dissipation		2166			mW
$I_{VDD1P8}$	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX	Mode 1b: 2T2R - TX active, RX in standby, TX: 125 MSPS input, 24x Int, $f_{DAC} = 3$ GSPS RX: $f_{ADC} = 1.5$ GSPS, 12x Dec, 125 MSPS output $f_{OUT}=f_{IN} = 400$ MHz Serdes: 8b/10b, 10 Gbps TX/RX LMFS: 1-4-8-1	205			mA
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8		282			mA
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO		71			mA
$I_{VDD1P2}$	Group 2A: VDD1P2FB + VDD1P2RX	Mode 1b: 2T2R - TX active, RX in standby, TX: 125 MSPS input, 24x Int, $f_{DAC} = 3$ GSPS RX: $f_{ADC} = 1.5$ GSPS, 12x Dec, 125 MSPS output $f_{OUT}=f_{IN} = 400$ MHz Serdes: 8b/10b, 10 Gbps TX/RX LMFS: 1-4-8-1	21			mA
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC		365			mA
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF		76			mA
$I_{VDD0P9}$	Group 1A: DVDD0P9 + VDDT0P9		499			mA
$P_{diss}$	Power Dissipation		2014			mW
$I_{VDD1P8}$	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX	Mode 1c: 2T2R - RX active, TX in standby TX: 125 MSPS input, 24x Int, $f_{DAC} = 3$ GSPS RX: $f_{ADC} = 1.5$ GSPS, 12x Dec, 125 MSPS output $f_{OUT}=f_{IN} = 400$ MHz Serdes: 8b/10b, 10 Gbps TX/RX LMFS: 1-4-8-1	315			mA
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8		313			mA
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO		70			mA
$I_{VDD1P2}$	Group 2A: VDD1P2FB + VDD1P2RX	Mode 1c: 2T2R - RX active, TX in standby TX: 125 MSPS input, 24x Int, $f_{DAC} = 3$ GSPS RX: $f_{ADC} = 1.5$ GSPS, 12x Dec, 125 MSPS output $f_{OUT}=f_{IN} = 400$ MHz Serdes: 8b/10b, 10 Gbps TX/RX LMFS: 1-4-8-1	157			mA
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC		211			mA
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF		76			mA
$I_{VDD0P9}$	Group 1A: DVDD0P9 + VDDT0P9		573			mA
$P_{diss}$	Power Dissipation		2318			mW

## 4.9 Power Supply Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; SerDes rate = 24.33Gbps; unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{VDD1P8}$	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX	Mode 2: 2T2R - FDD TX: 125MSPS input, 24x Int, $f_{\text{DAC}} = 3\text{GSPS}$ RX: $f_{\text{ADC}} = 1.5\text{GSPS}$ , 12x Dec, 125MSPS output $f_{\text{OUT}} = 400\text{ MHz}$ , $f_{\text{IN}} = 500\text{ MHz}$ Serdess: 8b/10b, 10Gbps TX/RX LMFS: 1-4-8-1	458			mA
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8		335			mA
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO		71			mA
$I_{VDD1P2}$	Group 2A: VDD1P2FB + VDD1P2RX	Mode 2: 2T2R - FDD TX: 125MSPS input, 24x Int, $f_{\text{DAC}} = 3\text{GSPS}$ RX: $f_{\text{ADC}} = 1.5\text{GSPS}$ , 12x Dec, 125MSPS output $f_{\text{OUT}} = 400\text{ MHz}$ , $f_{\text{IN}} = 500\text{ MHz}$ Serdess: 8b/10b, 10Gbps TX/RX LMFS: 1-4-8-1	158			mA
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC		386			mA
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF		77			mA
$I_{VDD0P9}$	Group 1A: DVDD0P9 + VDDT0P9	Mode 3a: 2T2R - TDD, 50%/50% duty cycle TX: 500 MSPS input, 24x Int, $f_{\text{DAC}} = 12\text{ GSPS}$ RX: $f_{\text{ADC}} = 3\text{ GSPS}$ , 6x Dec, 500 MSPS output $f_{\text{OUT}}=f_{\text{IN}}=3.5\text{ GHz}$ Serdess: 8b/10b, 20 Gbps TX/RX LMFS: 2-4-4-1	728			mA
$P_{\text{diss}}$	Power Dissipation		2974			mW
$I_{VDD1P8}$	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX		307			mA
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8		321			mA
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO		73			mA
$I_{VDD1P2}$	Group 2A: VDD1P2FB + VDD1P2RX	Mode 3a: 2T2R - TDD, 50%/50% duty cycle TX: 500 MSPS input, 24x Int, $f_{\text{DAC}} = 12\text{ GSPS}$ RX: $f_{\text{ADC}} = 3\text{ GSPS}$ , 6x Dec, 500 MSPS output $f_{\text{OUT}}=f_{\text{IN}}=3.5\text{ GHz}$ Serdess: 8b/10b, 20 Gbps TX/RX LMFS: 2-4-4-1	157			mA
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC		397			mA
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF		89			mA
$I_{VDD0P9}$	Group 1A: DVDD0P9 + VDDT0P9	Mode 3a: 2T2R - TDD, 50%/50% duty cycle TX: 500 MSPS input, 24x Int, $f_{\text{DAC}} = 12\text{ GSPS}$ RX: $f_{\text{ADC}} = 3\text{ GSPS}$ , 6x Dec, 500 MSPS output $f_{\text{OUT}}=f_{\text{IN}}=3.5\text{ GHz}$ Serdess: 8b/10b, 20 Gbps TX/RX LMFS: 2-4-4-1	1108			mA
$P_{\text{diss}}$	Power Dissipation		3047			mW
$I_{VDD1P8}$	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX		266			mA
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8		293			mA
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO		73			mA
$I_{VDD1P2}$	Group 2A: VDD1P2FB + VDD1P2RX	Mode 3b: 2T2R - TX active, RX in standby TX: 500 MSPS input, 24x Int, $f_{\text{DAC}} = 12\text{ GSPS}$ RX: $f_{\text{ADC}} = 3\text{ GSPS}$ , 6x Dec, 500 MSPS output $f_{\text{OUT}}=f_{\text{IN}}=3.5\text{ GHz}$ Serdess: 8b/10b, 20 Gbps TX/RX LMFS: 2-4-4-1	26			mA
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC		545			mA
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF		89			mA
$I_{VDD0P9}$	Group 1A: DVDD0P9 + VDDT0P9	Mode 3b: 2T2R - TX active, RX in standby TX: 500 MSPS input, 24x Int, $f_{\text{DAC}} = 12\text{ GSPS}$ RX: $f_{\text{ADC}} = 3\text{ GSPS}$ , 6x Dec, 500 MSPS output $f_{\text{OUT}}=f_{\text{IN}}=3.5\text{ GHz}$ Serdess: 8b/10b, 20 Gbps TX/RX LMFS: 2-4-4-1	1061			mA
$P_{\text{diss}}$	Power Dissipation		2899			mW

## 4.9 Power Supply Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; SerDes rate = 24.33Gbps; unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{VDD1P8}$	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX	Mode 3c: 2T2R - RX active, TX in standby TX: 500 MSPS input, 24x Int, $f_{DAC} = 12$ GSPS RX: $f_{ADC} = 3$ GSPS, 6x Dec, 500 MSPS output $f_{OUT}=f_{IN}=3.5$ GHz Serdess: 8b/10b, 20 Gbps TX/RX LMFS: 2-4-4-1	349			mA
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8		350			mA
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO		73			mA
$I_{VDD1P2}$	Group 2A: VDD1P2FB + VDD1P2RX	Mode 3c: 2T2R - RX active, TX in standby TX: 500 MSPS input, 24x Int, $f_{DAC} = 12$ GSPS RX: $f_{ADC} = 3$ GSPS, 6x Dec, 500 MSPS output $f_{OUT}=f_{IN}=3.5$ GHz Serdess: 8b/10b, 20 Gbps TX/RX LMFS: 2-4-4-1	287			mA
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC		248			mA
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF		89			mA
$I_{VDD0P9}$	Group 1A: DVDD0P9 + VDDT0P9	Mode 4: 2T2R - FDD TX: 500MSPS input, 24x Int, $f_{DAC} = 12$ GSPS RX: $f_{ADC} = 3$ GSPS, 6x Dec, 500MSPS output $f_{OUT}=3.5$ GHz, $f_{IN}=3.7$ GHz Serdess: 8b/10b, 20 Gbps TX/RX LMFS: 2-4-4-1	1155			mA
$P_{diss}$	Power Dissipation		3195			mW
$I_{VDD1P8}$	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX		550			mA
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8		371			mA
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO		73			mA
$I_{VDD1P2}$	Group 2A: VDD1P2FB + VDD1P2RX	Mode 4: 2T2R - FDD TX: 500MSPS input, 24x Int, $f_{DAC} = 12$ GSPS RX: $f_{ADC} = 3$ GSPS, 6x Dec, 500MSPS output $f_{OUT}=3.5$ GHz, $f_{IN}=3.7$ GHz Serdess: 8b/10b, 20 Gbps TX/RX LMFS: 2-4-4-1	288			mA
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC		567			mA
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF		89			mA
$I_{VDD0P9}$	Group 1A: DVDD0P9 + VDDT0P9	Mode 5a: 2T2R - TDD, 50%/50% duty cycle TX: dual 125 MSPS input, 48x Int, $f_{DAC} = 6$ GSPS, MixMode RX: dual $f_{ADC} = 3$ GSPS, 24x Dec, 125 MSPS output $f_{OUT}=f_{IN}=3.5$ GHz Serdess: 8b/10b, 20 Gbps TX/RX LMFS: 1-8-16-1	1568			mA
$P_{diss}$	Power Dissipation		4354			mW
$I_{VDD1P8}$	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX		307			mA
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8		312			mA
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO		73			mA
$I_{VDD1P2}$	Group 2A: VDD1P2FB + VDD1P2RX	Mode 5a: 2T2R - TDD, 50%/50% duty cycle TX: dual 125 MSPS input, 48x Int, $f_{DAC} = 6$ GSPS, MixMode RX: dual $f_{ADC} = 3$ GSPS, 24x Dec, 125 MSPS output $f_{OUT}=f_{IN}=3.5$ GHz Serdess: 8b/10b, 20 Gbps TX/RX LMFS: 1-8-16-1	157			mA
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC		370			mA
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF		88			mA
$I_{VDD0P9}$	Group 1A: DVDD0P9 + VDDT0P9	Mode 5a: 2T2R - TDD, 50%/50% duty cycle TX: dual 125 MSPS input, 48x Int, $f_{DAC} = 6$ GSPS, MixMode RX: dual $f_{ADC} = 3$ GSPS, 24x Dec, 125 MSPS output $f_{OUT}=f_{IN}=3.5$ GHz Serdess: 8b/10b, 20 Gbps TX/RX LMFS: 1-8-16-1	1051			mA
$P_{diss}$	Power Dissipation		2948			mW

## 4.9 Power Supply Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; SerDes rate = 24.33Gbps; unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{VDD1P8}$	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX	Mode 5b: 2T2R - TX active, RX in Standby TX: dual 125 MSPS input, 48x Int, $f_{\text{DAC}} = 6 \text{ GSPS}$ , MixMode RX: dual $f_{\text{ADC}} = 3 \text{ GSPS}$ , 24x Dec, 125 MSPS output $f_{\text{OUT}}=f_{\text{IN}}= 3.5 \text{ GHz}$ Serdess: 8b/10b, 20 Gbps TX/RX LMFS: 1-8-16-1	265		mA	
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8		284		mA	
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO		73		mA	
$I_{VDD1P2}$	Group 2A: VDD1P2FB + VDD1P2RX	Mode 5b: 2T2R - TX active, RX in Standby TX: dual 125 MSPS input, 48x Int, $f_{\text{DAC}} = 6 \text{ GSPS}$ , MixMode RX: dual $f_{\text{ADC}} = 3 \text{ GSPS}$ , 24x Dec, 125 MSPS output $f_{\text{OUT}}=f_{\text{IN}}= 3.5 \text{ GHz}$ Serdess: 8b/10b, 20 Gbps TX/RX LMFS: 1-8-16-1	26		mA	
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC		507		mA	
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF		88		mA	
$I_{VDD0P9}$	Group 1A: DVDD0P9 + VDDT0P9	Mode 5c: 2T2R - RX active, TX in standby TX: dual 125 MSPS input, 48x Int, $f_{\text{DAC}} = 6 \text{ GSPS}$ , MixMode RX: dual $f_{\text{ADC}} = 3 \text{ GSPS}$ , 24x Dec, 125 MSPS output $f_{\text{OUT}}=f_{\text{IN}}= 3.5 \text{ GHz}$ Serdess: 8b/10b, 20 Gbps TX/RX LMFS: 1-8-16-1	969		mA	
$P_{\text{diss}}$	Power Dissipation		2749		mW	
$I_{VDD1P8}$	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX		348		mA	
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8		341		mA	
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO		73		mA	
$I_{VDD1P2}$	Group 2A: VDD1P2FB + VDD1P2RX	Mode 5c: 2T2R - RX active, TX in standby TX: dual 125 MSPS input, 48x Int, $f_{\text{DAC}} = 6 \text{ GSPS}$ , MixMode RX: dual $f_{\text{ADC}} = 3 \text{ GSPS}$ , 24x Dec, 125 MSPS output $f_{\text{OUT}}=f_{\text{IN}}= 3.5 \text{ GHz}$ Serdess: 8b/10b, 20 Gbps TX/RX LMFS: 1-8-16-1	287		mA	
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC		234		mA	
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF		88		mA	
$I_{VDD0P9}$	Group 1A: DVDD0P9 + VDDT0P9	Mode 6: 2T2R FDD TX: dual 125 MSPS input, 48x Int, $f_{\text{DAC}} = 6 \text{ GSPS}$ , MixMode RX: dual $f_{\text{ADC}} = 3 \text{ GSPS}$ , 24x Dec, 125 MSPS output $f_{\text{OUT}}=f_{\text{IN}}= 3.5 \text{ GHz}$ Serdess: 8b/10b, 10 Gbps TX/RX LMFS: 1-8-16-1	1133		mA	
$P_{\text{diss}}$	Power Dissipation		3146		mW	
$I_{VDD1P8}$	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX		550		mA	
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8		362		mA	
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO		73		mA	
$I_{VDD1P2}$	Group 2A: VDD1P2FB + VDD1P2RX	Mode 6: 2T2R FDD TX: dual 125 MSPS input, 48x Int, $f_{\text{DAC}} = 6 \text{ GSPS}$ , MixMode RX: dual $f_{\text{ADC}} = 3 \text{ GSPS}$ , 24x Dec, 125 MSPS output $f_{\text{OUT}}=f_{\text{IN}}= 3.5 \text{ GHz}$ Serdess: 8b/10b, 10 Gbps TX/RX LMFS: 1-8-16-1	289		mA	
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC		530		mA	
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF		89		mA	
$I_{VDD0P9}$	Group 1A: DVDD0P9 + VDDT0P9	Mode 6: 2T2R FDD TX: dual 125 MSPS input, 48x Int, $f_{\text{DAC}} = 6 \text{ GSPS}$ , MixMode RX: dual $f_{\text{ADC}} = 3 \text{ GSPS}$ , 24x Dec, 125 MSPS output $f_{\text{OUT}}=f_{\text{IN}}= 3.5 \text{ GHz}$ Serdess: 8b/10b, 10 Gbps TX/RX LMFS: 1-8-16-1	1518		mA	
$P_{\text{diss}}$	Power Dissipation		4253		mW	

## 4.9 Power Supply Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; SerDes rate = 24.33Gbps; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{VDD1P8}$	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX	Mode 7: same configuration as mode 2, Sleep Mode. SLEEP pin is pull high.		16		mA
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8			174		mA
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO			12		mA
$I_{VDD1P2}$	Group 2A: VDD1P2FB + VDD1P2RX	Mode 7: same configuration as mode 2, Sleep Mode. SLEEP pin is pull high.		4		mA
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC			33		mA
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF			37		mA
$I_{VDD0P9}$	Group 1A: DVDD0P9 + VDDT0P9			155		mA
$P_{\text{diss}}$	Power Dissipation			596		mW

## 4.10 Timing Requirements

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; TX Input Rate = 491.52MSPS,  $f_{\text{DAC}} = 8847.36\text{MSPS}$ ;  $f_{\text{ADC}} = 2949.12\text{MSPS}$ ; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; SerDes rate = 24.33Gbps; unless otherwise noted.

		MIN	NOM	MAX	UNIT
<b>Timing: SYSREF+/-</b>					
$t_s(\text{SYSREF})$	Setup Time, SYSREF+/- Valid to Rising Edge of CLK+/-		50		ps
$t_h(\text{SYSREF})$	Hold Time, SYSREF+/- Valid after Rising Edge of CLK+/-		50		ps
<b>Timing: Serial ports</b>					
$t_s(\text{SDEN})$	Setup Time, $\text{SDEN}$ to Rising Edge of SCLK		15		ns
$t_h(\text{SDEN})$	Hold Time, $\text{SDEN}$ after last Rising Edge of SCLK <sup>(1)</sup>		$5 + t_{\text{SCLK}}$		ns
$t_s(\text{SDIO})$	Setup Time, SDIO valid to Rising Edge of SCLK		15		ns
$t_h(\text{SDIO})$	Hold Time, SDIO valid after Rising Edge of SCLK		5		ns
$t_{(\text{SCLK})_W}$	Minimum SCLK period: registers write		25		ns
$t_{(\text{SCLK})_R}$	Minimum SCLK period: registers read		50		ns
$t_d(\text{data\_out})$	Minimum Data Output delay after Falling Edge of SCLK		0		ns
	Maximum Data Output delay after Falling Edge of SCLK		15		ns
$t_{\text{RESET}}$	Minimum RESETZ Pulse Width		1		ms

(1)  $\text{SDEN}$  need to be held one more extra clock cycle with the last SCLK edge

## 4.11 Switching Characteristics

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; TX Input Rate = 491.52MSPS,  $f_{\text{DAC}} = 8847.36\text{MSPS}$ ;  $f_{\text{ADC}} = 2949.12\text{MSPS}$ ; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; SerDes rate = 24.33Gbps; unless otherwise noted.


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>TX Channel Latency</b>						
	SerDes Receiver Analog Delay	Full rate	2.8			ns
$t_{\text{JESD}T\text{X}}$	JESD to TX output Latency	LMFSHd=2-8-8-1, 368.64 MSPS input rate, 24x Interpolation, Serdes rate = 16.22Gbps (JESD204C)	152	interface clock cycles <sup>(1)</sup>		
		LMFSHd=8-16-4-1, 491.52 MSPS 24x Interpolation, Serdes rate = 16.22Gbps (JESD204C)	176			
		LMFSHd=4-16-8-1, 245.76 MSPS 48x Interpolation, Serdes rate = 16.22Gbps (JESD204C)	124			
		LMFSHd=2-16-16-1, 122.88 MSPS 96x Interpolation, Serdes rate = 16.22Gbps (JESD204C)	97			
<b>RX Channel Latency</b>						
$t_{\text{JESDR}X}$	RX input to JESD output Latency	LMFS=2-16-16-1, 122.88 MSPS, 24x Decimation, Serdes rate = 16.22Gbps (JESD204C)	92	interface clock cycles <sup>(1)</sup>		
		LMFS=4-16-8-1, 245.76 MSPS, 12x Decimation, Serdes rate = 16.22Gbps (JESD204C)	108			
		LMFS=2-8-8-1, 368.64 MSPS, 8x Decimation, Serdes rate = 16.22Gbps (JESD204C)	118			
		LMFS=4-8-4-1, 491.52 MSPS, 6x Decimation, Serdes rate = 16.22Gbps (JESD204C)	153			
	SerDes Transmitter Analog Delay		3.6			ns

(1) Interface clock cycles is the period of the digital interface clock rate, e.g. 1GSPS = 1ns.

## 4.12 Typical Characteristics


### 4.12.1 RX Typical Characteristics 30 MHz and 400 MHz

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with  $f_{\text{REF}} = 500 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with  $f_{\text{REF}} = 500 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB.




#### 4.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with  $f_{\text{REF}} = 500 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with  $f_{\text{REF}} = 500 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB.




$$\text{Integrated Amplitude Error} = P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$$

Figure 4-5. RX Calibrated Integrated Amplitude Error vs DSA Setting at 30 MHz




$$\text{Differential Phase Error} = \text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$$

Figure 4-6. RX Uncalibrated Differential Phase Error vs DSA Setting at 30 MHz



$$\text{Differential Phase Error} = \text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$$

Figure 4-7. RX Calibrated Differential Phase Error vs DSA Setting at 30 MHz




$$\text{Integrated Phase Error} = \text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$$

Figure 4-8. RX Uncalibrated Integrated Phase Error vs DSA Setting at 30 MHz


#### 4.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with  $f_{\text{REF}} = 500 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with  $f_{\text{REF}} = 500 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB.




#### 4.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with  $f_{\text{REF}} = 500 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with  $f_{\text{REF}} = 500 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB.




$A_{\text{IN}} = -30 \text{ dBFS}$ ,  $f_{\text{ADC}} = 1500 \text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13 \text{ MHz}$ ,  
Decimate by 24x

Figure 4-13. RX Output FFT at 5 MHz




$A_{\text{IN}} = -60 \text{ dBFS}$ ,  $f_{\text{ADC}} = 1500 \text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13 \text{ MHz}$ ,  
Decimate by 24x

Figure 4-14. RX Output FFT at 5 MHz



$A_{\text{IN}} = -3 \text{ dBFS}$ ,  $f_{\text{ADC}} = 1500 \text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13 \text{ MHz}$ ,  
Decimate by 24x

Figure 4-15. RX Output FFT at 30 MHz




$A_{\text{IN}} = -6 \text{ dBFS}$ ,  $f_{\text{ADC}} = 1500 \text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13 \text{ MHz}$ ,  
Decimate by 24x

Figure 4-16. RX Output FFT at 30 MHz


#### 4.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with  $f_{\text{REF}} = 500 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with  $f_{\text{REF}} = 500 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB.




$A_{\text{IN}} = -12 \text{ dBFS}$ ,  $f_{\text{ADC}} = 1500 \text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13 \text{ MHz}$ ,  
Decimate by 24x

**Figure 4-17. RX Output FFT at 30 MHz**




$A_{\text{IN}} = -30 \text{ dBFS}$ ,  $f_{\text{ADC}} = 1500 \text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13 \text{ MHz}$ ,  
Decimate by 24x

**Figure 4-18. RX Output FFT at 30 MHz**



$A_{\text{IN}} = -60 \text{ dBFS}$ ,  $f_{\text{ADC}} = 1500 \text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13 \text{ MHz}$ ,  
Decimate by 24x

**Figure 4-19. RX Output FFT at 30 MHz**




$f_{\text{ADC}} = 1500 \text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13 \text{ MHz}$ , Decimate by 24x

**Figure 4-20. NSD vs Input Amplitude at 30 MHz with DSA = 0 and 3dB**


#### 4.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with  $f_{\text{REF}} = 500 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with  $f_{\text{REF}} = 500 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB.




$f_{\text{ADC}} = 1500 \text{ MSPS}, f_{\text{NCO}} = 32.13 \text{ MHz}, \text{Decimate by } 24x$

Figure 4-21. NSD vs Input Amplitude at 30 MHz with DSA = 12




$f_{\text{ADC}} = 1500 \text{ MSPS}, f_{\text{NCO}} = 32.13 \text{ MHz}, \text{Decimate by } 24x$

Figure 4-22. NSD vs DSA Attenuation at 30 MHz



$f_{\text{ADC}} = 1500 \text{ MSPS}, f_{\text{NCO}} = 32.13 \text{ MHz}, \text{Decimate by } 24x$

Figure 4-23. IMD3 vs Input Amplitude at 30 MHz




$f_{\text{ADC}} = 1500 \text{ MSPS}, f_{\text{NCO}} = 32.13 \text{ MHz}, \text{Decimate by } 24x$

Figure 4-24. IMD3 vs DSA Setting at 30 MHz


#### 4.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with  $f_{\text{REF}} = 500 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with  $f_{\text{REF}} = 500 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB.




$f_{\text{ADC}} = 1500 \text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13 \text{ MHz}$ , Decimate by 24x

Figure 4-25. HD2 vs Input Amplitude at 30 MHz




$f_{\text{ADC}} = 1500 \text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13 \text{ MHz}$ , Decimate by 24x

Figure 4-26. HD2 vs DSA Setting at 30 MHz



$f_{\text{ADC}} = 1500 \text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13 \text{ MHz}$ , Decimate by 24x

Figure 4-27. HD3 vs Input Amplitude at 30 MHz



$f_{\text{ADC}} = 1500 \text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13 \text{ MHz}$ , Decimate by 24x

Figure 4-28. HD3 vs DSA Setting at 30 MHz

#### 4.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with  $f_{\text{REF}} = 500 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with  $f_{\text{REF}} = 500 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB.




Figure 4-29. RX In-Band Gain Flatness,  $f_{\text{IN}} = 400 \text{ MHz}$




Figure 4-30. RX Uncalibrated Differential Amplitude Error vs DSA Setting at 30 MHz




Figure 4-31. RX Calibrated Differential Amplitude Error vs DSA Setting at 400 MHz





Figure 4-32. RX Uncalibrated Integrated Amplitude Error vs DSA Setting at 400 MHz


#### 4.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with  $f_{\text{REF}} = 500 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with  $f_{\text{REF}} = 500 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB.




$$\text{Integrated Amplitude Error} = P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$$

Figure 4-33. RX Calibrated Integrated Amplitude Error vs DSA Setting at 400 MHz




$$\text{Differential Phase Error} = \text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$$

Figure 4-34. RX Uncalibrated Differential Phase Error vs DSA Setting at 400 MHz



$$\text{Differential Phase Error} = \text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$$

Figure 4-35. RX Calibrated Differential Phase Error vs DSA Setting at 400 MHz




$$\text{Integrated Phase Error} = \text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$$

Figure 4-36. RX Uncalibrated Integrated Phase Error vs DSA Setting at 400 MHz


#### 4.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with  $f_{\text{REF}} = 500 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with  $f_{\text{REF}} = 500 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB.




Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 4-37. RX Calibrated Integrated Phase Error vs DSA Setting at 400 MHz




$f_{\text{NCO}} = 400 \text{ MHz}$

Figure 4-38. RX Output FFT at 405 MHz and -3dBFS



$f_{\text{NCO}} = 400 \text{ MHz}$

Figure 4-39. RX Output FFT at 405 MHz and -6dBFS




$f_{\text{NCO}} = 400 \text{ MHz}$

Figure 4-40. RX Output FFT at 405 MHz and -12dBFS

#### 4.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with  $f_{\text{REF}} = 500 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with  $f_{\text{REF}} = 500 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB.



#### 4.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with  $f_{\text{REF}} = 500$  MHz,  $A_{\text{IN}} = -3$  dBFS, DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with  $f_{\text{REF}} = 500$  MHz,  $A_{\text{IN}} = -3$  dBFS, DSA setting = 3 dB.




Figure 4-45. IMD3 vs Input Amplitude at 400MHz




Figure 4-46. IMD3 vs DSA Setting at 400MHz




Figure 4-47. IMD3 vs Tone Spacing at 400MHz




Figure 4-48. HD3 vs Input Amplitude at 400MHz





Figure 4-49. HD3 vs DSA Setting at 400MHz


#### 4.12.2 RX Typical Characteristics at 800 MHz

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.



#### 4.12.2 RX Typical Characteristics at 800 MHz (continued)


Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.



With 0.8 GHz matching

Integrated Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$


**Figure 4-56. RX Calibrated Integrated Amplitude Error vs DSA Setting at 2.6 GHz**



With 0.8 GHz matching

Differential Phase Error =  $\text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$


**Figure 4-57. RX Uncalibrated Differential Phase Error vs DSA Setting at 0.8 GHz**



With 0.8 GHz matching

Differential Phase Error =  $\text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$

**Figure 4-58. RX Calibrated Differential Phase Error vs DSA Setting at 0.8 GHz**




With 0.8 GHz matching

Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

**Figure 4-59. RX Uncalibrated Integrated Phase Error vs DSA Setting at 0.8 GHz**

#### 4.12.2 RX Typical Characteristics at 800 MHz (continued)


Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.



With 0.8 GHz matching


Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

**Figure 4-60. RX Calibrated Integrated Phase Error vs DSA Setting at 0.8 GHz**




With 0.8 GHz matching,  $f_{\text{IN}} = 840 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$

**Figure 4-61. RX Output FFT at 0.8 GHz**




With 0.8 GHz matching, 12.5-MHz offset from tone

**Figure 4-62. RX Noise Spectral Density vs Temperature at 0.8 GHz**




With 0.8 GHz matching, DSA Setting = 12 dB, 12.5-MHz offset from tone

**Figure 4-63. RX Noise Spectral Density vs Input Amplitude and Temperature at 0.8 GHz**



With 0.8 GHz matching, 12.5-MHz offset from tone

**Figure 4-64. RX Noise Spectral Density vs Input Amplitude and Channel at 0.8 GHz**




A. With 0.8 GHz matching, each tone  $-7 \text{ dBFS}$ , tone spacing = 20 MHz

**Figure 4-65. RX IMD3 vs DSA Setting and Temperature at 0.8 GHz**


#### 4.12.2 RX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52$  MHz,  $A_{\text{IN}} = -3$  dBFS, DSA setting = 4 dB.




With 0.8 GHz matching, each tone -7 dBFS, tone spacing = 20 MHz

Figure 4-66. RX IMD5 vs DSA Setting and Temperature at 0.8 GHz




With 0.8 GHz matching, tone spacing = 20 MHz, DSA = 4 dB

Figure 4-67. RX IMD3 vs Input Level and Temperature at 0.8 GHz




With 0.8 GHz matching, tone spacing = 20 MHz, DSA = 12 dB

Figure 4-68. RX IMD3 vs Input Level and Temperature at 0.8 GHz




With 0.8 GHz matching, tone spacing = 20 MHz, DSA = 12 dB

Figure 4-69. RX IMD5 vs Input Level and Temperature at 0.8 GHz



With 0.8 GHz matching, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

Figure 4-70. RX HD2 vs DSA Setting and Channel at 0.8 GHz




With 0.8 GHz matching, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

Figure 4-71. RX HD2 vs DSA Setting and Temperature at 0.8 GHz


#### 4.12.2 RX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




With 0.8 GHz matching, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

Figure 4-72. RX HD2 vs Input Level and Temperature at 0.8 GHz




With 0.8 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-73. RX HD3 vs DSA Setting and Channel at 0.8 GHz




With 0.8 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-74. RX HD3 vs DSA Setting and Temperature at 0.8 GHz




With 0.8 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-75. RX HD3 vs Input Level and Channel at 0.8 GHz



With 0.8 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-76. RX HD3 vs Input Level and Temperature at 0.8 GHz




With 0.8 GHz matching

Figure 4-77. RX Non-HD2/3 vs DSA Setting at 0.8 GHz


#### 4.12.2 RX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




#### 4.12.3 RX Typical Characteristics 1.75 GHz to 1.9 GHz

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




With 1.8 GHz matching, normalized to 1.75 GHz

Figure 4-81. RX In-Band Gain Flatness,  $f_{\text{IN}} = 1750 \text{ MHz}$




With 1.8 GHz matching, normalized to fullscale at  $25^\circ\text{C}$  for each channel

Figure 4-82. RX Input Fullscale vs Temperature and Channel at 1.75 GHz




With 1.8 GHz matching, normalized to phase at  $25^\circ\text{C}$

Figure 4-83. RX Input Phase vs Temperature and DSA at  $f_{\text{IN}} = 1.75 \text{ GHz}$



With 1.8 GHz matching  
Differential Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting} - 1) - P_{\text{IN}}(\text{DSA Setting}) + 1$


Figure 4-84. RX Uncalibrated Differential Amplitude Error vs DSA Setting at 1.75 GHz



With 1.8 GHz matching

Differential Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting} - 1) - P_{\text{IN}}(\text{DSA Setting}) + 1$

Figure 4-85. RX Calibrated Differential Amplitude Error vs DSA Setting at 1.75 GHz




With 1.8 GHz matching  
Integrated Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

Figure 4-86. RX Uncalibrated Integrated Amplitude Error vs DSA Setting at 1.75 GHz

#### 4.12.3 RX Typical Characteristics 1.75 GHz to 1.9 GHz (continued)


Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52$  MHz,  $A_{\text{IN}} = -3$  dBFS, DSA setting = 4 dB.



With 1.8 GHz matching

Integrated Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$


**Figure 4-87. RX Calibrated Integrated Amplitude Error vs DSA Setting at 1.75 GHz**



With 1.8 GHz matching

Differential Phase Error =  $\text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$


**Figure 4-88. RX Uncalibrated Differential Phase Error vs DSA Setting at 1.75 GHz**



With 1.8 GHz matching

Differential Phase Error =  $\text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$

**Figure 4-89. RX Calibrated Differential Phase Error vs DSA Setting at 1.75 GHz**




With 1.8 GHz matching

Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

**Figure 4-90. RX Uncalibrated Integrated Phase Error vs DSA Setting at 1.75 GHz**

#### 4.12.3 RX Typical Characteristics 1.75 GHz to 1.9 GHz (continued)


Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.



With 1.8 GHz matching


Integrated Phase Error = Phase (DSA Setting) – Phase (DSA Setting = 0)

**Figure 4-91. RX Calibrated Integrated Phase Error vs DSA Setting at 1.75 GHz**




With 1.8 GHz matching,  $f_{\text{IN}} = 2610 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$

**Figure 4-92. RX Output FFT at 1.75 GHz**




With 1.8 GHz matching, 12.5-MHz offset from tone

**Figure 4-93. RX Noise Spectral Density vs Temperature at 1.75 GHz**




With 1.8 GHz matching, DSA Setting = 12 dB, 12.5-MHz offset from tone

**Figure 4-94. RX Noise Spectral Density vs Input Amplitude and Temperature at 1.75 GHz**



With 1.8 GHz matching, 12.5-MHz offset from tone

**Figure 4-95. RX Noise Spectral Density vs Input Amplitude and Channel at 1.75 GHz**




With 1.8 GHz matching, each tone  $-7 \text{ dBFS}$ , tone spacing = 20 MHz

**Figure 4-96. RX IMD3 vs DSA Setting and Temperature at 1.75 GHz**


#### 4.12.3 RX Typical Characteristics 1.75 GHz to 1.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




With 1.8 GHz matching, tone spacing = 20 MHz, DSA = 4 dB

Figure 4-97. RX IMD3 vs Input Level and Temperature at 1.75 GHz




With 1.8 GHz matching, tone spacing = 20 MHz, DSA = 12 dB

Figure 4-98. RX IMD3 vs Input Level and Temperature at 1.75 GHz




With 1.8 GHz matching,  $f_{\text{in}} = 1900 \text{ MHz}$ , measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

Figure 4-99. RX HD2 vs DSA Setting and Channel at 1.9 GHz




With 1.8 GHz matching,  $f_{\text{in}} = 1900 \text{ MHz}$ , measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

Figure 4-100. RX HD2 vs DSA Setting and Temperature at 1.9 GHz



With 1.8 GHz matching,  $f_{\text{in}} = 1900 \text{ MHz}$ , measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

Figure 4-101. RX HD2 vs Input Amplitude and Channel at 1.9 GHz




With 1.8 GHz matching,  $f_{\text{in}} = 1900 \text{ MHz}$ , measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

Figure 4-102. RX HD2 vs Input Amplitude and Temperature at 1.9 GHz


#### 4.12.3 RX Typical Characteristics 1.75 GHz to 1.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




With 1.8 GHz matching,  $f_{\text{in}} = 1900 \text{ MHz}$ , DDC bypass mode (TI only mode for characterization)

Figure 4-103. RX HD3 vs DSA Setting and Channel at 1.9 GHz




With 1.8 GHz matching,  $f_{\text{in}} = 1900 \text{ MHz}$ , DDC bypass mode (TI only mode for characterization)

Figure 4-104. RX HD3 vs DSA Setting and Temperature at 1.9 GHz




With 1.8 GHz matching,  $f_{\text{in}} = 1900 \text{ MHz}$ , DDC bypass mode (TI only mode for characterization)

Figure 4-105. RX HD3 vs Input Level and Channel at 1.9 GHz




With 1.8 GHz matching,  $f_{\text{in}} = 1900 \text{ MHz}$ , DDC bypass mode (TI only mode for characterization)

Figure 4-106. RX HD3 vs Input Level and Temperature at 1.9 GHz



With 1.8 GHz matching, decimated by 3

Figure 4-107. RX In-Band SFDR (±400 MHz) vs Input Amplitude at 1.75 GHz




With 1.8 GHz matching

Figure 4-108. RX Non-HD2/3 vs DSA Setting at 1.75 GHz


#### 4.12.3 RX Typical Characteristics 1.75 GHz to 1.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




#### 4.12.4 RX Typical Characteristics 2.6 GHz

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




With matching, normalized to power at 2.6 GHz for each DSA setting

**Figure 4-111. RX Inband Gain Flatness,  $f_{\text{IN}} = 2600 \text{ MHz}$**



With 2.6 GHz matching, normalized to fullscale at 25°C for each channel


**Figure 4-112. RX Input Fullscale vs Temperature and Channel at 2.6 GHz**



With 2.6 GHz matching


Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

**Figure 4-113. RX Calibrated Integrated Phase Error vs DSA Setting at 2.6 GHz**




With 2.6 GHz matching,  $f_{\text{IN}} = 2610 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$

**Figure 4-114. RX Output FFT at 2.6 GHz**



With 2.6 GHz matching, 12.5-MHz offset from tone

**Figure 4-115. RX Noise Spectral Density vs Temperature at 2.6 GHz**




With 2.6 GHz matching, DSA Setting = 12 dB, 12.5-MHz offset from tone

**Figure 4-116. RX Noise Spectral Density vs Input Amplitude and Temperature at 2.6 GHz**


#### 4.12.4 RX Typical Characteristics 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




With 2.6 GHz matching, 12.5-MHz offset from tone

**Figure 4-117. RX Noise Spectral Density vs Input Amplitude and Channel at 2.6 GHz**




50-MHz offset from tone, external clock mode

**Figure 4-118. RX Noise Spectral Density vs Input Amplitude at 2.61 GHz (Ext. Clock)**




With 2.6 GHz matching, each tone -7 dBFS, tone spacing = 20 MHz

**Figure 4-119. RX IMD3 vs DSA Setting and Temperature at 2.6 GHz**




With 2.6 GHz matching, tone spacing = 20 MHz, DSA = 4 dB

**Figure 4-120. RX IMD3 vs Input Level and Temperature at 2.6 GHz**



With 2.6 GHz matching, tone spacing = 20 MHz, DSA = 12 dB

**Figure 4-121. RX IMD3 vs Input Level and Temperature at 2.6 GHz**




Tone spacing = 50 MHz, External clock mode

**Figure 4-122. RX IMD3 vs Input Level at 2.6 GHz (Ext. Clock)**


#### 4.12.4 RX Typical Characteristics 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




External clock mode

Figure 4-123. RX IMD3 vs Tone Spacing at 2.6 GHz (Ext. Clock)




With 2.6 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-124. RX HD2 vs DSA Setting and Channel at 2.6 GHz




With 2.6 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-125. RX HD2 vs Input Level and Temperature at 2.6 GHz




External clock mode

Figure 4-126. RX HD2 vs Input Level and Temperature at 2.6 GHz



With 2.6 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-127. RX HD3 vs DSA Setting and Channel at 2.6 GHz




With 2.6 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-128. RX HD3 vs DSA Setting and Temperature at 2.6 GHz


#### 4.12.4 RX Typical Characteristics 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




With 2.6 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-129. RX HD3 vs Input Level and Channel at 2.6 GHz




With 2.6 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-130. RX HD3 vs Input Level and Temperature at 2.6 GHz




External clock mode

Figure 4-131. RX HD3 vs Input Level and Temperature at 2.6 GHz




With 2.6 GHz matching, decimate by 4

Figure 4-132. RX In-Band SFDR (±300 MHz) vs Input Amplitude and Temperature at 2.6 GHz



With 2.6 GHz matching

Figure 4-133. RX Non-HD2/3 vs DSA Setting at 2.6 GHz




External clock mode, 50MHz tone spacing, excluding 3<sup>rd</sup> order distortion

Figure 4-134. RX 2-tone SFDR vs Input Amplitude at 2.6 GHz


#### 4.12.4 RX Typical Characteristics 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




#### 4.12.5 RX Typical Characteristics 3.5 GHz

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




With 3.6 GHz matching, normalized to 3.6 GHz

Figure 4-137. RX In-Band Gain Flatness,  $f_{\text{IN}} = 3600 \text{ MHz}$



With 3.6 GHz matching, normalized to phase at  $25^\circ\text{C}$


Figure 4-138. RX Input Phase vs Temperature at 3.6 GHz



With 3.6 GHz matching

Differential Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting} - 1) - P_{\text{IN}}(\text{DSA Setting}) + 1$


Figure 4-139. RX Uncalibrated Differential Amplitude Error vs DSA Setting at 3.6 GHz



With 3.6 GHz matching

Differential Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting} - 1) - P_{\text{IN}}(\text{DSA Setting}) + 1$


Figure 4-140. RX Calibrated Differential Amplitude Error vs DSA Setting at 3.6 GHz



With 3.6 GHz matching

Integrated Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

Figure 4-141. RX Uncalibrated Integrated Amplitude Error vs DSA Setting at 3.6 GHz




With 3.6 GHz matching

Integrated Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

Figure 4-142. RX Calibrated Integrated Amplitude Error vs DSA Setting at 3.6 GHz

#### 4.12.5 RX Typical Characteristics 3.5 GHz (continued)


Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.



With 3.6 GHz matching

$$\text{Differential Phase Error} = \text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$$


**Figure 4-143. RX Uncalibrated Phase Error vs DSA Setting at 3.6 GHz**



With 3.6 GHz matching

$$\text{Differential Phase Error} = \text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$$


**Figure 4-144. RX Calibrated Differential Phase Error vs DSA Setting at 3.6 GHz**



With 3.6 GHz matching

$$\text{Integrated Phase Error} = \text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$$


**Figure 4-145. RX Uncalibrated Integrated Phase Error vs DSA Setting at 3.6 GHz**



With 3.6 GHz matching


$$\text{Integrated Phase Error} = \text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$$

**Figure 4-146. RX Calibrated Integrated Phase Error vs DSA Setting at 3.6 GHz**



With 3.6 GHz matching,  $f_{\text{IN}} = 3610 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$

**Figure 4-147. RX Output FFT at 3.6 GHz**




With 3.5 GHz matching, each tone at  $-7 \text{ dBFS}$ , 20-MHz tone spacing

**Figure 4-148. RX IMD3 vs DSA Setting and Temperature at 3.6 GHz**


#### 4.12.5 RX Typical Characteristics 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




With 3.5 GHz matching, 20-MHz tone spacing

**Figure 4-149. RX IMD3 vs Input Level and Temperature at 3.6 GHz**




External clock mode, 20-MHz tone spacing, 2x Decimation

**Figure 4-150. RX IMD3 vs Input Level**




External clock mode, 2x Decimation

**Figure 4-151. RX IMD3 vs Tone Spacing at 3.76 GHz**




With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 4-152. RX HD2 vs DSA Setting and Channel at 3.6 GHz**



With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 4-153. RX HD2 vs DSA Setting and Temperature at 3.6 GHz**




With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 4-154. RX HD2 vs Input Level and Channel at 3.6 GHz**


#### 4.12.5 RX Typical Characteristics 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 4-155. RX HD2 vs Input Level and Temperature at 3.6 GHz**




External clock mode, 2x Decimation

**Figure 4-156. RX HD2 vs Input Level at 3.76 GHz**




External clock mode, 25°C, 2x Decimation

**Figure 4-157. RX HD2 vs Input Level**




With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 4-158. RX HD3 vs DSA Setting and Channel at 3.6 GHz**



With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 4-159. RX HD3 vs DSA Setting and Temperature at 3.6 GHz**




With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 4-160. RX HD3 vs Input Level and Channel at 3.6 GHz**


#### 4.12.5 RX Typical Characteristics 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 4-161. RX HD3 vs Input Level and Temperature at 3.6 GHz**




External clock mode, 2x Decimation

**Figure 4-162. RX HD3 vs Input Level at 3.76GHz**




External clock mode, 25°C, 2x Decimation

**Figure 4-163. RX HD3 vs Input Level**




With 3.5 GHz matching, 12.5-MHz offset from tone

**Figure 4-164. RX Noise Spectral Density vs Input Level and DSA Setting at 3.6 GHz**



External clock mode, 25°C, 2x Decimation

**Figure 4-165. RX Noise Spectral Density vs Input Level at 3.76 GHz**




With 3.5 GHz matching

**Figure 4-166. RX In-Band SFDR (±200 MHz) vs Input Level and Channel at 3.6 GHz**


#### 4.12.5 RX Typical Characteristics 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




With 3.5 GHz matching

**Figure 4-167. RX SFDR Excluding HD2/3 vs DSA Setting and Channel at 3.6 GHz**




External clock mode, 20 MHz tone spacing, excluding 3<sup>rd</sup> order distortion

**Figure 4-168. RX 2-tone SFDR vs Input Amplitude and DSA Setting at 3.7 GHz**



External clock mode, 20 MHz tone spacing, excluding 3<sup>rd</sup> order distortion

**Figure 4-169. RX 2-tone SFDR vs Input Amplitude and Frequency at 3.7 GHz**




With 3.6 GHz matching, -7 dBFS each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages

**Figure 4-170. RX IMD3 vs Supply Voltage and Channel at 3.6 GHz**


#### 4.12.5 RX Typical Characteristics 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.



With 3.6 GHz matching,  $-7 \text{ dBFS}$  each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages

**Figure 4-171. RX IMD5 vs Supply Voltage and Channel at 3.6 GHz**




With 3.6 GHz matching, tone at  $-20 \text{ dBFS}$ , 12.5-MHz offset frequency, all supplies at MIN, TYP, or MAX recommended operating voltages

**Figure 4-172. RX Noise Spectral Density vs Supply Voltage and Channel at 3.6 GHz**


#### 4.12.6 RX Typical Characteristics 4.9 GHz

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




With matching, normalized to power at 4.9GHz for each DSA setting

**Figure 4-173. RX Inband Gain Flatness,  $f_{\text{IN}} = 4900 \text{ MHz}$**




With 4.9 GHz matching, normalized to fullscale at  $25^\circ\text{C}$  for each channel

**Figure 4-174. RX Input Fullscale vs Temperature and Channel at 4.9 GHz**




With 4.9 GHz matching, normalized to phase at  $25^\circ\text{C}$

**Figure 4-175. RX Input Phase vs Temperature and DSA at  $f_{\text{OUT}} = 4.9 \text{ GHz}$**




With 4.9 GHz matching  
Differential Amplitude Error =  $P_{\text{IN}} (\text{DSA Setting} - 1) - P_{\text{IN}} (\text{DSA Setting}) + 1$

**Figure 4-176. RX Uncalibrated Differential Amplitude Error vs DSA Setting at 4.9 GHz**



With 4.9 GHz matching  
Differential Amplitude Error =  $P_{\text{IN}} (\text{DSA Setting} - 1) - P_{\text{IN}} (\text{DSA Setting}) + 1$

**Figure 4-177. RX Calibrated Differential Amplitude Error vs DSA Setting at 4.9 GHz**




With 4.9 GHz matching  
Integrated Amplitude Error =  $P_{\text{IN}} (\text{DSA Setting}) - P_{\text{IN}} (\text{DSA Setting} = 0) + (\text{DSA Setting})$

**Figure 4-178. RX Uncalibrated Integrated Amplitude Error vs DSA Setting at 4.9 GHz**

#### 4.12.6 RX Typical Characteristics 4.9 GHz (continued)


Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.



With 4.9 GHz matching

Integrated Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$


**Figure 4-179. RX Calibrated Integrated Amplitude Error vs DSA Setting at 4.9 GHz**



With 4.9 GHz matching

Differential Phase Error =  $\text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$


**Figure 4-180. RX Uncalibrated Differential Phase Error vs DSA Setting at 4.9 GHz**



With 4.9 GHz matching

Differential Phase Error =  $\text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$

**Figure 4-181. RX Calibrated Differential Phase Error vs DSA Setting at 4.9 GHz**




With 4.9 GHz matching

Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

**Figure 4-182. RX Uncalibrated Integrated Phase Error vs DSA Setting at 4.9 GHz**

#### 4.12.6 RX Typical Characteristics 4.9 GHz (continued)


Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.



With 4.9 GHz matching


Integrated Phase Error = Phase (DSA Setting) – Phase (DSA Setting = 0)

**Figure 4-183. RX Calibrated Integrated Phase Error vs DSA Setting at 4.9 GHz**




With 4.9 GHz matching,  $f_{\text{IN}} = 4910 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$

**Figure 4-184. RX Output FFT at 4.9 GHz**




With 4.9 GHz matching, 12.5-MHz offset from tone

**Figure 4-185. RX Noise Spectral Density vs Temperature at 4.9 GHz**




With 4.9 GHz matching, DSA Setting = 12 dB, 12.5-MHz offset from tone

**Figure 4-186. RX Noise Spectral Density vs Input Amplitude and Temperature at 4.9 GHz**



With 4.9 GHz matching, 12.5-MHz offset from tone

**Figure 4-187. RX Noise Spectral Density vs Input Amplitude and Channel at 4.9 GHz**




With 4.9 GHz matching, each tone  $-7 \text{ dBFS}$ , tone spacing = 20 MHz

**Figure 4-188. RX IMD3 vs DSA Setting and Temperature at 4.9 GHz**


#### 4.12.6 RX Typical Characteristics 4.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




With 4.9 GHz matching, tone spacing = 20 MHz, DSA = 4 dB

**Figure 4-189. RX IMD3 vs Input Level and Temperature at 4.9 GHz**




With 4.9 GHz matching, tone spacing = 20 MHz, DSA = 12 dB

**Figure 4-190. RX IMD3 vs Input Level and Temperature at 4.9 GHz**




With 4.9 GHz matching, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

**Figure 4-191. RX HD2 vs DSA Setting and Channel at 4.9 GHz**




With 4.9 GHz matching, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

**Figure 4-192. RX HD2 vs DSA and Temperature at 4.9 GHz**



With 4.9 GHz matching, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

**Figure 4-193. RX HD2 vs Input Level and Temperature at 4.9 GHz**




With 4.9 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 4-194. RX HD3 vs DSA Setting and Channel at 4.9 GHz**


#### 4.12.6 RX Typical Characteristics 4.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




With 4.9 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 4-195. RX HD3 vs DSA Setting and Temperature at 4.9 GHz**




With 4.9 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 4-196. RX HD3 vs Input Level and Channel at 4.9 GHz**




With 4.9 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 4-197. RX HD3 vs Input Level and Temperature at 4.9 GHz**




With 4.9 GHz matching, decimate by 3

**Figure 4-198. RX In-Band SFDR (±400 MHz) vs Input Amplitude and Channel at 4.9 GHz**



With 4.9 GHz matching

**Figure 4-199. RX Non-HD2/3 vs DSA Setting at 4.9 GHz**




With 4.9 GHz matching, -7 dBFS each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages

**Figure 4-200. RX IMD3 vs Supply and Channel at 4.9 GHz**

#### 4.12.6 RX Typical Characteristics 4.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.



With 4.9 GHz matching, 12.5-MHz offset, all supplies at MIN, TYP, or MAX recommended operating voltages

Figure 4-201. RX Noise Spectral Density vs Supply and Channel at 4.9 GHz

#### 4.12.7 RX Typical Characteristics 6.8 GHz

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30 MHz: ADC Sampling Rate = 3000 MSPS, output sample rate = 500 MSPS (decimate by 6x), External clock mode ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB.




Figure 4-202. RX In-Band Gain Flatness





Figure 4-203. RX Uncalibrated Differential Amplitude Error at 6.851 GHz



Calibrated at 25°C, held at -40 and 110°C

Figure 4-204. RX Calibrated Differential Amplitude Error at 6.851 GHz






Figure 4-205. RX Uncalibrated Integrated Amplitude Error at 6.851 GHz

#### 4.12.7 RX Typical Characteristics 6.8 GHz (continued)


Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30 MHz: ADC Sampling Rate = 3000 MSPS, output sample rate = 500 MSPS (decimate by 6x), External clock mode ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB.




**Figure 4-206. RX Calibrated Integrated Amplitude Error at 6.851 GHz**




**Figure 4-207. RX Uncalibrated Differential Phase Error at 6.851 GHz**




**Figure 4-208. RX Calibrated Differential Phase Error at 6.851 GHz**



**Figure 4-209. RX Uncalibrated Integrated Phase Error at 6.851 GHz**



**Figure 4-210. RX Calibrated Integrated Phase Error at 6.851 GHz**



**Figure 4-211. RX Output FFT at 6.851 GHz and -3 dBFS**

#### 4.12.7 RX Typical Characteristics 6.8 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30 MHz: ADC Sampling Rate = 3000 MSPS, output sample rate = 500 MSPS (decimate by 6x), External clock mode,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 3 dB.




Figure 4-212. RX Output FFT at 6.851GHz and -6dBFS




Figure 4-213. RX Output FFT at 6.851 GHz and -12 dBFS




Figure 4-214. RX Output FFT at 6.851 GHz and -30 dBFS




Figure 4-215. RX Output FFT at 6.851 GHz and -60 dBFS




Figure 4-216. RX NSD vs Input Amplitude at 6.851 GHz




Figure 4-217. RX IMD3 vs Input Amplitude at 6.851 GHz

#### 4.12.7 RX Typical Characteristics 6.8 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30 MHz: ADC Sampling Rate = 3000 MSPS, output sample rate = 500 MSPS (decimate by 6x), External clock mode ,  $A_{IN} = -3 \text{ dBFS}$ , DSA setting = 3 dB.




Figure 4-218. RX IMD3 vs DSA Setting at 6.851 GHz




Figure 4-219. RX IMD3 vs Tone Spacing at 6.851 GHz

Figure 4-218. RX IMD3 vs DSA Setting at 6.851 GHz





Figure 4-220. RX NSD vs DSA Setting at 6.851 GHz



50 MHz tone spacing, excluding 3<sup>rd</sup> order distortion

Figure 4-221. RX 2-tone SFDR vs Input Amplitude at 6.85 GHz





Figure 4-222. RX Additive Phase Noise at 6.85 GHz


#### 4.12.8 TX Typical Characteristics at 30 MHz and 600 MHz

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




including PCB and cable losses

**Figure 4-223. TX Output Fullscale vs Output Frequency: 5 MHz - 600 MHz**




including PCB and cable losses

**Figure 4-224. TX Output Fullscale vs Temperature at 30 MHz**




including PCB and cable losses

**Figure 4-225. TX Output Fullscale vs DSA Setting at 30 MHz**




Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 4-226. Uncalibrated TX Differential Gain Error (DNL) at 30 MHz**



Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 4-227. Calibrated TX Differential Gain Error (DNL) at 30 MHz**




Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 4-228. Calibrated TX Differential Gain Error (DNL) at 30 MHz**


#### 4.12.8 TX Typical Characteristics at 30 MHz and 600 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$$\text{Integrated Gain Error} = P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSASetting} = 0) + (\text{DSA Setting})$$

**Figure 4-229. Uncalibrated TX Integrated Gain Error (INL) at 30 MHz**




$$\text{Integrated Gain Error} = P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSASetting} = 0) + (\text{DSA Setting})$$

**Figure 4-230. Calibrated TX Integrated Gain Error (INL) at 30 MHz**



$$\text{Differential Phase Error} = \text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$$

**Figure 4-231. Uncalibrated TX Differential Phase Error (DNL) at 30 MHz**




$$\text{Differential Phase Error} = \text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$$

**Figure 4-232. Calibrated TX Differential Phase Error (DNL) at 30 MHz**

#### 4.12.8 TX Typical Characteristics at 30 MHz and 600 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



#### 4.12.8 TX Typical Characteristics at 30 MHz and 600 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Figure 4-239. Single Tone Spectrum at 5 MHz and -60 dBFS (0 - 100 MHz)




Figure 4-240. Single Tone Spectrum at 30 MHz and -1 dBFS (Nyquist)




Figure 4-241. Single Tone Spectrum at 30 MHz and -1 dBFS (0 - 100 MHz)




Figure 4-242. Single Tone Spectrum at 30 MHz and -6 dBFS (Nyquist)




Figure 4-243. Single Tone Spectrum at 30 MHz and -6 dBFS (0 - 100 MHz)




Figure 4-244. Single Tone Spectrum at 30 MHz and -12 dBFS (Nyquist)

#### 4.12.8 TX Typical Characteristics at 30 MHz and 600 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Figure 4-245. Single Tone Spectrum at 30 MHz and -12 dBFS (0 - 100 MHz)




Figure 4-246. Single Tone Spectrum at 30 MHz and -30 dBFS (Nyquist)




Figure 4-247. Single Tone Spectrum at 30 MHz and -30 dBFS (0 - 100 MHz)




Figure 4-248. Single Tone Spectrum at 30 MHz and -60 dBFS (Nyquist)




Figure 4-249. Single Tone Spectrum at 30 MHz and -60 dBFS (0 - 100 MHz)





Figure 4-250. Dual Tone Spectrum at 30 MHz and -7 dBFS (0 - 100 MHz)

#### 4.12.8 TX Typical Characteristics at 30 MHz and 600 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



#### 4.12.8 TX Typical Characteristics at 30 MHz and 600 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Figure 4-257. HD2 vs Frequency 0 - 200 MHz






Figure 4-258. HD3 vs Frequency 0 - 200 MHz




including PCB and cable losses

Figure 4-259. TX Output Fullscale vs Temperature at 400 MHz




including PCB and cable losses

Figure 4-260. TX Output Fullscale vs DSA Setting at 400 MHz



Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

Figure 4-261. Uncalibrated TX Differential Gain Error (DNL) at 400 MHz




Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

Figure 4-262. Calibrated TX Differential Gain Error (DNL) at 400 MHz


#### 4.12.8 TX Typical Characteristics at 30 MHz and 600 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$$\text{Integrated Gain Error} = P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSASetting} = 0) + (\text{DSA Setting})$$

**Figure 4-263. Uncalibrated TX Integrated Gain Error (INL) at 400 MHz**




$$\text{Integrated Gain Error} = P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSASetting} = 0) + (\text{DSA Setting})$$

**Figure 4-264. Calibrated TX Integrated Gain Error (INL) at 400 MHz**



$$\text{Differential Phase Error} = \text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$$

**Figure 4-265. Uncalibrated TX Differential Phase Error (DNL) at 400 MHz**




$$\text{Differential Phase Error} = \text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$$

**Figure 4-266. Calibrated TX Differential Phase Error (DNL) at 400 MHz**


#### 4.12.8 TX Typical Characteristics at 30 MHz and 600 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Integrated Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting}) - \text{Phase}_{\text{OUT}}(\text{DSASetting} = 0)$

**Figure 4-267. Uncalibrated TX Integrated Phase Error (INL) at 400 MHz**




Integrated Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting}) - \text{Phase}_{\text{OUT}}(\text{DSASetting} = 0)$

**Figure 4-268. Calibrated TX Integrated Phase Error (INL) at 400 MHz**




**Figure 4-269. Single Tone Spectrum at 400 MHz and -1 dBFS (Nyquist)**




**Figure 4-270. Single Tone Spectrum at 400 MHz and -1 dBFS (±100MHz)**

#### 4.12.8 TX Typical Characteristics at 30 MHz and 600 MHz (continued)


Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




**Figure 4-271. Single Tone Spectrum at 400 MHz and -6 dBFS (Nyquist)**




**Figure 4-272. Single Tone Spectrum at 400 MHz and -6 dBFS (\u00b1100MHz)**




**Figure 4-273. Single Tone Spectrum at 400 MHz and -12 dBFS (Nyquist)**



**Figure 4-274. Single Tone Spectrum at 400 MHz and -12 dBFS (\u00b1100MHz)**



**Figure 4-275. Single Tone Spectrum at 400 MHz and -30 dBFS (Nyquist)**



**Figure 4-276. Single Tone Spectrum at 400 MHz and -30 dBFS (\u00b1100MHz)**

#### 4.12.8 TX Typical Characteristics at 30 MHz and 600 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Figure 4-277. Single Tone Spectrum at 400 MHz and -60 dBFS (Nyquist)




Figure 4-278. Single Tone Spectrum at 400 MHz and -60 dBFS ( $\pm 100\text{MHz}$ )




Figure 4-279. Dual Tone Spectrum at 400 MHz and -7 dBFS (Nyquist)




Figure 4-280. Dual Tone Spectrum at 400 MHz and -7 dBFS ( $\pm 100\text{MHz}$ )




Figure 4-281. Dual Tone Spectrum at 400 MHz and -13 dBFS (Nyquist)





Figure 4-282. Dual Tone Spectrum at 400 MHz and -13 dBFS ( $\pm 100\text{MHz}$ )


#### 4.12.8 TX Typical Characteristics at 30 MHz and 600 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Tone Spacing = 4 MHz

**Figure 4-283. Dual Tone Spectrum at 400 MHz and -30 dBFS (Nyquist)**




Tone Spacing = 4 MHz

**Figure 4-284. Dual Tone Spectrum at 400 MHz and -30 dBFS (±100MHz)**



Tone Spacing = 4 MHz

**Figure 4-285. Dual Tone Spectrum at 400 MHz and -60 dBFS (Nyquist)**




Tone Spacing = 4 MHz

**Figure 4-286. Dual Tone Spectrum at 400 MHz and -60 dBFS (±100MHz)**


#### 4.12.8 TX Typical Characteristics at 30 MHz and 600 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




#### 4.12.9 TX Typical Characteristics at 800 MHz

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Including PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 0.8 GHz matching

**Figure 4-293. TX Full Scale vs RF Frequency and Channel at 5898.24 MSPS, Straight Mode**




Including PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 0.8 GHz matching

**Figure 4-294. TX Full Scale vs RF Frequency and Channel at 8847.36 MSPS, Straight Mode**




Including PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 0.8 GHz matching

**Figure 4-295. TX Full Scale vs RF Frequency and Channel at 5898.24 MSPS, Interleave Mode**




Including PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 0.8 GHz matching

**Figure 4-296. TX Full Scale vs RF Frequency and Channel at 8847.36 MSPS, Interleave Mode**



Including PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 0.8 GHz matching

**Figure 4-297. TX Full Scale vs RF Frequency and Channel at 11796.48 MSPS, Interleave Mode**




Including PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 0.8 GHz matching

**Figure 4-298. TX Output Fullscale vs Output Frequency**


#### 4.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




including PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 0.8 GHz matching

Figure 4-299. TX Output Fullscale vs Temperature




$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{out}} = -0.5$  dBFS, matching 0.8 GHz

Figure 4-300. TX Output Power vs DSA Setting and Channel at 0.85 GHz



$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
 Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

Figure 4-301. TX Uncalibrated Differential Gain Error vs DSA Setting and Channel at 0.85 GHz




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
 Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

Figure 4-302. TX Calibrated Differential Gain Error vs DSA Setting and Channel at 0.85 GHz


#### 4.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + \text{DSA Settings}$

**Figure 4-303. TX Uncalibrated Integrated Gain Error vs DSA Setting and Channel at 0.85 GHz**




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + \text{DSA Setting}$

**Figure 4-304. TX Calibrated Integrated Gain Error vs DSA Setting and Channel at 0.85 GHz**



$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 4-305. TX Uncalibrated Differential Gain Error vs DSA Setting and Temperature at 0.85 GHz**




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 4-306. TX Calibrated Differential Gain Error vs DSA Setting and Temperature at 0.85 GHz**


#### 4.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + \text{DSA Setting}$

Figure 4-307. TX Uncalibrated Integrated Gain Error vs DSA Setting and Temperature at 0.85 GHz




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + \text{DSA Setting}$

Figure 4-308. TX Calibrated Integrated Gain Error vs DSA Setting and Temperature at 0.85 GHz



$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

Figure 4-309. TX Uncalibrated Differential Phase Error vs DSA Setting and Channel at 0.85 GHz




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$   
Phase DNL spike may occur at any DSA setting.

Figure 4-310. TX Calibrated Differential Phase Error vs DSA Setting and Channel at 0.85 GHz


#### 4.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
Integrated Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting}) - \text{Phase}_{\text{OUT}}(\text{DSA Setting} = 0)$

**Figure 4-311. TX Uncalibrated Integrated Phase Error vs DSA Setting and Channel at 0.85 GHz**




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
Integrated Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting}) - \text{Phase}_{\text{OUT}}(\text{DSA Setting} = 0)$

**Figure 4-312. TX Calibrated Integrated Phase Error vs DSA Setting and Channel at 0.85 GHz**



$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 4-313. TX Uncalibrated Differential Phase Error vs DSA Setting and Temperature at 0.85 GHz**




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz, channel with the median variation over DSA setting at 25°C  
Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 4-314. TX Calibrated Differential Phase Error vs DSA Setting and Temperature at 0.85 GHz**


#### 4.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
Integrated Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting}) - \text{Phase}_{\text{OUT}}(\text{DSA Setting} = 0)$

Figure 4-315. TX Uncalibrated Integrated Phase Error vs DSA Setting and Temperature at 0.85 GHz




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
Integrated Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting}) - \text{Phase}_{\text{OUT}}(\text{DSA Setting} = 0)$

Figure 4-316. TX Calibrated Integrated Phase Error vs DSA Setting and Temperature at 0.85 GHz




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz,  
 $P_{\text{OUT}} = -13$  dBFS

Figure 4-317. TX Output Noise vs Channel and Attenuation at 0.85 GHz




$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $f_{\text{CENTER}} = 0.85$  GHz,  
matching at 0.8 GHz, -13 dBFS each tone

Figure 4-318. TX IMD3 vs DSA Setting at 0.85 GHz



$f_{\text{DAC}} = 5898.24$  MSPS, straight mode,  $f_{\text{CENTER}} = 0.85$  GHz,  
matching at 0.8 GHz, -13 dBFS each tone

Figure 4-319. TX IMD3 vs Tone Spacing and Channel at 0.85 GHz




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode,  $f_{\text{CENTER}} = 0.85$  GHz,  
matching at 0.8 GHz, -13 dBFS each tone

Figure 4-320. TX IMD3 vs Tone Spacing and Channel at 0.85 GHz


#### 4.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




#### 4.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $f_{\text{CENTER}} = 0.85$  GHz,  
 $f_{\text{SPACING}} = 20$  MHz, matching at 0.8 GHz

Figure 4-327. TX IMD3 vs Digital Level at 0.85 GHz




Matching at 0.8 GHz, Single tone,  $f_{\text{DAC}} = 11.79648$  GSPS,  
interleave mode, 40-MHz offset, DSA = 0dB

Figure 4-328. TX Single Tone Output Noise vs Frequency and Amplitude at 0.85 GHz




TM1.1,  $P_{\text{OUT\_RMS}} = -13$  dBFS

Figure 4-329. TX 20-MHz LTE Output Spectrum at 0.85 GHz




Matching at 0.8 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-330. TX 20-MHz LTE ACPR vs Digital Level at 0.85 GHz



Matching at 0.8 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-331. TX 20-MHz LTE alt-ACPR vs Digital Level at 0.85 GHz



Matching at 0.8 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-332. TX 20-MHz LTE alt2-ACPR vs Digital Level at 0.85 GHz

#### 4.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Figure 4-333. TX 20-MHz LTE ACPR vs DSA at 0.85 GHz




Figure 4-334. TX 20-MHz LTE alt-ACPR vs DSA at 0.85 GHz




Figure 4-335. TX 100-MHz NR ACPR vs DSA at 0.85 GHz




Figure 4-336. TX 100-MHz NR alt-ACPR vs DSA at 0.85 GHz




Figure 4-337. TX HD2 vs Digital Amplitude and Output Frequency at 0.85 GHz





Figure 4-338. TX HD2 vs Digital Amplitude and Output Frequency at 0.85 GHz


#### 4.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Matching at 0.8 GHz,  $f_{\text{DAC}} = 5898.24$  MSPS, straight mode, normalized to output power at harmonic frequency

**Figure 4-339. TX HD3 vs Digital Amplitude and Output Frequency at 0.85 GHz**




Matching at 0.8 GHz,  $f_{\text{DAC}} = 8847.36$  MSPS, straight mode, normalized to output power at harmonic frequency

**Figure 4-340. TX HD3 vs Digital Amplitude and Output Frequency at 0.85 GHz**




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, 0.8 GHz matching, includes PCB and cable losses.  $\text{IL}_n = f_s/n \pm f_{\text{OUT}}$ .

**Figure 4-341. TX Single Tone (-12 dBFS) Output Spectrum at 0.85 GHz (0-f<sub>DAC</sub>)**




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, 0.8 GHz matching, includes PCB and cable losses

**Figure 4-342. TX Single Tone (-12 dBFS) Output Spectrum at 0.85 GHz (±300 MHz)**



$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, 0.8 GHz matching, includes PCB and cable losses.  $\text{IL}_n = f_s/n \pm f_{\text{OUT}}$ .

**Figure 4-343. TX Single Tone (-6 dBFS) Output Spectrum at 0.85 GHz (0-f<sub>DAC</sub>)**




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, 0.8 GHz matching, includes PCB and cable losses

**Figure 4-344. TX Single Tone (-6 dBFS) Output Spectrum at 0.85 GHz (±300 MHz)**


#### 4.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, 0.8 GHz matching, includes PCB and cable losses.  $\text{ILn} = f_s/n \pm f_{\text{OUT}}$ .

**Figure 4-345. TX Single Tone (-1 dBFS) Output Spectrum at 0.85 GHz (0- $f_{\text{DAC}}$ )**




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, 0.8 GHz matching, includes PCB and cable losses

**Figure 4-346. TX Single Tone (-1 dBFS) Output Spectrum at 0.85 GHz ( $\pm 300$  MHz)**



$f_{\text{DAC}} = 5898.24$  MSPS, straight mode, 0.8 GHz matching, includes PCB and cable losses.  $\text{ILn} = f_s/n \pm f_{\text{OUT}}$  and is due to mixing with digital clocks.

**Figure 4-347. TX Single Tone (-12 dBFS) Output Spectrum at 0.85 GHz (0- $f_{\text{DAC}}$ )**




$f_{\text{DAC}} = 5898.24$  MSPS, straight mode, 0.8 GHz matching, includes PCB and cable losses


**Figure 4-348. TX Single Tone (-12 dBFS) Output Spectrum at 0.85 GHz ( $\pm 300$  MHz)**

#### 4.12.9 TX Typical Characteristics at 800 MHz (continued)


Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 5898.24$  MSPS, straight mode, 0.8 GHz matching, includes PCB and cable losses. ILn =  $f_s/n \pm f_{\text{OUT}}$  and is due to mixing with digital clocks.



$f_{\text{DAC}} = 5898.24$  MSPS, straight mode, 0.8 GHz matching, includes PCB and cable losses




$f_{\text{DAC}} = 5898.24$  MSPS, straight mode, 0.8 GHz matching, includes PCB and cable losses. ILn =  $f_s/n \pm f_{\text{OUT}}$  and is due to mixing with digital clocks.



$f_{\text{DAC}} = 5898.24$  MSPS, straight mode, 0.8 GHz matching, includes PCB and cable losses


#### 4.12.10 TX Typical Characteristics at 1.8 GHz

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48\text{MSPS}$ , interleave mode,  $A_{\text{OUT}} = -1\text{ dBFS}$ , 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52\text{ MSPS}$ , 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Matching at 1.8 GHz, Single tone,  $f_{\text{DAC}} = 11.79648\text{GSPS}$ , interleave mode, 40-MHz offset

**Figure 4-353. TX Single Tone Output Noise vs Frequency and Amplitude at 1.8 GHz**




TM1.1,  $P_{\text{OUT,RMS}} = -13\text{ dBFS}$

**Figure 4-354. TX 20-MHz LTE Output Spectrum at 1.8425 GHz**




Matching at 1.8 GHz, single carrier 20-MHz BW TM1.1 LTE

**Figure 4-355. TX 20-MHz LTE ACPR vs Digital Level at 1.8425 GHz**




Matching at 1.8 GHz, single carrier 20-MHz BW TM1.1 LTE

**Figure 4-356. TX 20-MHz LTE alt-ACPR vs Digital Level at 1.8425 GHz**



Matching at 1.8 GHz, single carrier 20-MHz BW TM1.1 LTE

**Figure 4-357. TX 20-MHz LTE alt2-ACPR vs Digital Level at 1.8425 GHz**




Matching at 1.8 GHz, single carrier 20-MHz BW TM1.1 LTE

**Figure 4-358. TX 20-MHz LTE ACPR vs DSA at 1.8 GHz**


#### 4.12.10 TX Typical Characteristics at 1.8 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48\text{MSPS}$ , interleave mode,  $A_{\text{OUT}} = -1\text{ dBFS}$ , 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52\text{ MSPS}$ , 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Matching at 1.8 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-359. TX 20-MHz LTE alt-ACPR vs DSA at 1.8 GHz




Matching at 1.8 GHz,  $f_{\text{DAC}} = 11.79648\text{ GSPS}$ , interleave mode, normalized to output power at harmonic frequency

Figure 4-360. TX HD2 vs Digital Amplitude and Output Frequency at 1.8 GHz




Matching at 1.8 GHz,  $f_{\text{DAC}} = 11.79648\text{ GSPS}$ , interleave mode, normalized to output power at harmonic frequency

Figure 4-361. TX HD3 vs Digital Amplitude and Output Frequency at 1.8 GHz




$f_{\text{DAC}} = 8847.36\text{ MSPS}$ , interleave mode, 1.8 GHz matching, includes PCB and cable losses.  $\text{IL}_n = f_s/n \pm f_{\text{OUT}}$ .

Figure 4-362. TX Single Tone (-12 dBFS) Output Spectrum at 1.8 GHz (0- $f_{\text{DAC}}$ )



$f_{\text{DAC}} = 8847.36\text{ MSPS}$ , interleave mode, 1.8 GHz matching, includes PCB and cable losses

Figure 4-363. TX Single Tone (-12 dBFS) Output Spectrum at 1.8 GHz (\pm300 MHz)




$f_{\text{DAC}} = 8847.36\text{ MSPS}$ , interleave mode, 1.8 GHz matching, includes PCB and cable losses.  $\text{IL}_n = f_s/n \pm f_{\text{OUT}}$ .

Figure 4-364. TX Single Tone (-6 dBFS) Output Spectrum at 1.8 GHz (0- $f_{\text{DAC}}$ )


#### 4.12.10 TX Typical Characteristics at 1.8 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48 \text{ MSPS}$ , interleave mode,  $A_{\text{OUT}} = -1 \text{ dBFS}$ , 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52 \text{ MSPS}$ , 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 8847.36 \text{ MSPS}$ , interleave mode, 1.8 GHz matching, includes PCB and cable losses

**Figure 4-365. TX Single Tone (-6 dBFS) Output Spectrum at 1.8 GHz ( $\pm 300 \text{ MHz}$ )**




$f_{\text{DAC}} = 8847.36 \text{ MSPS}$ , interleave mode, 1.8 GHz matching, includes PCB and cable losses.  $IL_n = f_s/n \pm f_{\text{OUT}}$ .

**Figure 4-366. TX Single Tone (-1 dBFS) Output Spectrum at 1.8 GHz (0- $f_{\text{DAC}}$ )**




$f_{\text{DAC}} = 8847.36 \text{ MSPS}$ , interleave mode, 1.8 GHz matching, includes PCB and cable losses

**Figure 4-367. TX Single Tone (-1 dBFS) Output Spectrum at 1.8 GHz ( $\pm 300 \text{ MHz}$ )**




$f_{\text{DAC}} = 8847.36 \text{ MSPS}$ , straight mode, 1.8 GHz matching, includes PCB and cable losses.  $IL_n = f_s/n \pm f_{\text{OUT}}$  and is due to mixing with digital clocks.

**Figure 4-368. TX Single Tone (-12 dBFS) Output Spectrum at 1.8 GHz (0- $f_{\text{DAC}}$ )**



$f_{\text{DAC}} = 8847.36 \text{ MSPS}$ , straight mode, 1.8 GHz matching, includes PCB and cable losses

**Figure 4-369. TX Single Tone (-12 dBFS) Output Spectrum at 1.8 GHz ( $\pm 300 \text{ MHz}$ )**




$f_{\text{DAC}} = 8847.36 \text{ MSPS}$ , straight mode, 1.8 GHz matching, includes PCB and cable losses.  $IL_n = f_s/n \pm f_{\text{OUT}}$  and is due to mixing with digital clocks.

**Figure 4-370. TX Single Tone (-6 dBFS) Output Spectrum at 1.8 GHz (0- $f_{\text{DAC}}$ )**


#### 4.12.10 TX Typical Characteristics at 1.8 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48\text{MSPS}$ , interleave mode,  $A_{\text{OUT}} = -1\text{ dBFS}$ , 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52\text{ MSPS}$ , 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 8847.36\text{ MSPS}$ , straight mode, 1.8 GHz matching, includes PCB and cable losses

**Figure 4-371. TX Single Tone ( $-6\text{ dBFS}$ ) Output Spectrum at 1.8 GHz ( $\pm 300\text{ MHz}$ )**



$f_{\text{DAC}} = 8847.36\text{ MSPS}$ , straight mode, 1.8 GHz matching, includes PCB and cable losses.  $IL_n = f_s/n \pm f_{\text{OUT}}$  and is due to mixing with digital clocks.

**Figure 4-372. TX Single Tone ( $-1\text{ dBFS}$ ) Output Spectrum at 1.8 GHz ( $0-f_{\text{DAC}}$ )**




$f_{\text{DAC}} = 8847.36\text{ MSPS}$ , straight mode, 1.8 GHz matching, includes PCB and cable losses

**Figure 4-373. TX Single Tone ( $-1\text{ dBFS}$ ) Output Spectrum at 1.8 GHz ( $\pm 300\text{ MHz}$ )**


#### 4.12.11 TX Typical Characteristics at 2.6 GHz

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{out}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Including PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 2.6 GHz matching

Figure 4-374. TX Full Scale vs RF Frequency at 5898.24 MSPS




Including PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 2.6 GHz matching

Figure 4-375. TX Full Scale vs RF Frequency at 8847.36 MSPS




Including PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 2.6 GHz matching

Figure 4-376. TX Full Scale vs RF Frequency at 11796.48 MSPS




$f_{\text{DAC}} = 8847.36$  MSPS, interleave mode, including PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 2.6 GHz matching

Figure 4-377. TX Output Fullscale vs Output Frequency and Channel



$f_{\text{DAC}} = 8847.36$  MSPS,  $A_{\text{out}} = -0.5$  dBFS, matching 2.6 GHz

Figure 4-378. TX Output Power vs DSA Setting and Channel at 2.6 GHz




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, matching at 2.6 GHz  
Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

Figure 4-379. TX Uncalibrated Differential Gain Error vs DSA Setting and Channel at 2.6 GHz


#### 4.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, matching at 2.6 GHz  
 Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 4-380.** TX Calibrated Differential Gain Error vs DSA Setting and Channel at 2.6 GHz




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, matching at 2.6 GHz  
 Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

**Figure 4-381.** TX Uncalibrated Integrated Gain Error vs DSA Setting and Channel at 2.6 GHz



$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, matching at 2.6 GHz  
 Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

**Figure 4-382.** TX Calibrated Integrated Gain Error vs DSA Setting and Channel at 2.6 GHz




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, matching at 2.6 GHz,  
 channel with the median variation over DSA setting at 25°C  
 Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 4-383.** TX Uncalibrated Differential Gain Error vs DSA Setting and Temperature at 2.6 GHz

#### 4.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



**Figure 4-384. TX Calibrated Differential Gain Error vs DSA Setting and Temperature at 2.6 GHz**


**Figure 4-385. TX Uncalibrated Integrated Gain Error vs DSA Setting and Temperature at 2.6 GHz**

**Figure 4-386. TX Calibrated Integrated Gain Error vs DSA Setting and Temperature at 2.6 GHz**

**Figure 4-387. TX Uncalibrated Differential Phase Error vs DSA Setting and Channel at 2.6 GHz**


#### 4.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




#### 4.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



#### 4.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



#### 4.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Figure 4-404. TX 20-MHz LTE alt-ACPR vs Digital Level at 2.6 GHz




Figure 4-405. TX 20-MHz LTE alt2-ACPR vs Digital Level at 2.6 GHz




Figure 4-406. TX 100-MHz NR ACPR vs Digital Level at 2.6 GHz




Figure 4-407. TX 100-MHz NR alt-ACPR vs Digital Level at 2.6 GHz




Figure 4-408. TX 20-MHz LTE ACPR vs DSA at 2.6 GHz




Figure 4-409. TX 20-MHz LTE alt-ACPR vs DSA at 2.6 GHz

#### 4.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Figure 4-410. TX 100-MHz NR ACPR vs DSA at 2.6 GHz




Figure 4-411. TX 100-MHz NR alt-ACPR vs DSA at 2.6 GHz




Figure 4-412. TX HD2 vs Digital Amplitude and Output Frequency at 2.6 GHz




Figure 4-413. TX HD3 vs Digital Amplitude and Output Frequency at 2.6 GHz




Figure 4-414. Two Tone Inband SFDR vs Digital Amplitude at 2.6 GHz





Figure 4-415. Two Tone Inband Fixed Spurs vs Digital Amplitude at 2.6 GHz


#### 4.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 8847.36$  MSPS, interleave mode, 2.6 GHz matching, includes PCB and cable losses.  $\text{ILn} = f_s/n \pm f_{\text{OUT}}$ .

**Figure 4-416. TX Single Tone (-12 dBFS) Output Spectrum at 2.6 GHz (0- $f_{\text{DAC}}$ )**




$f_{\text{DAC}} = 8847.36$  MSPS, interleave mode, 2.6 GHz matching, includes PCB and cable losses

**Figure 4-417. TX Single Tone (-12 dBFS) Output Spectrum at 2.6 GHz ( $\pm 300$  MHz)**




$f_{\text{DAC}} = 8847.36$  MSPS, interleave mode, 2.6 GHz matching, includes PCB and cable losses.  $\text{ILn} = f_s/n \pm f_{\text{OUT}}$ .

**Figure 4-418. TX Single Tone (-6 dBFS) Output Spectrum at 2.6 GHz (0- $f_{\text{DAC}}$ )**




$f_{\text{DAC}} = 8847.36$  MSPS, interleave mode, 2.6 GHz matching, includes PCB and cable losses

**Figure 4-419. TX Single Tone (-6 dBFS) Output Spectrum at 2.6 GHz ( $\pm 300$  MHz)**



$f_{\text{DAC}} = 8847.36$  MSPS, interleave mode, 2.6 GHz matching, includes PCB and cable losses.  $\text{ILn} = f_s/n \pm f_{\text{OUT}}$ .

**Figure 4-420. TX Single Tone (-1 dBFS) Output Spectrum at 2.6 GHz (0- $f_{\text{DAC}}$ )**




$f_{\text{DAC}} = 8847.36$  MSPS, interleave mode, 2.6 GHz matching, includes PCB and cable losses

**Figure 4-421. TX Single Tone (-1 dBFS) Output Spectrum at 2.6 GHz ( $\pm 300$  MHz)**

#### 4.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, 2.6 GHz matching, includes PCB and cable losses.  $\text{ILn} = f_s/n \pm f_{\text{OUT}}$  and is due to mixing with digital clocks.

Figure 4-422. TX Single Tone (-12 dBFS) Output Spectrum at 2.6 GHz (0- $f_{\text{DAC}}$ )





Figure 4-423. TX Single Tone (-12 dBFS) Output Spectrum at 2.6 GHz ( $\pm 300$  MHz)



$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, 2.6 GHz matching, includes PCB and cable losses.  $\text{ILn} = f_s/n \pm f_{\text{OUT}}$  and is due to mixing with digital clocks.

Figure 4-424. TX Single Tone (-6 dBFS) Output Spectrum at 2.6 GHz (0- $f_{\text{DAC}}$ )





Figure 4-425. TX Single Tone (-6 dBFS) Output Spectrum at 2.6 GHz ( $\pm 300$  MHz)


#### 4.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




#### 4.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 9000$  MSPS, external clock mode, non-interleave mode

**Figure 4-430. TX Dual Tone Output Spectrum at 2.6 GHz, -13 dBFS each (0 - DAC)**




$f_{\text{DAC}} = 9000$  MSPS, external clock mode, non-interleave mode

**Figure 4-431. TX Dual Tone Output Spectrum at 2.6 GHz, -13 dBFS each (±600 MHz)**




$f_{\text{DAC}} = 9000$  MSPS, external clock mode, non-interleave mode

**Figure 4-432. TX Dual Tone Output Spectrum at 2.6 GHz, -30 dBFS each (0 - DAC)**




$f_{\text{DAC}} = 9000$  MSPS, external clock mode, non-interleave mode

**Figure 4-433. TX Dual Tone Output Spectrum at 2.6 GHz, -30 dBFS each (±600 MHz)**



$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, 2.6 GHz matching.  
40-MHz offset from tone. Output Power = -1 dBFS. All supplies simultaneously at MIN, TYP, or MAX voltages.

**Figure 4-434. TX Output Noise vs Supply Voltage at 2.6 GHz**



$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, 2.6 GHz matching.  
40-MHz offset from tone. Output Power = -13 dBFS. All supplies simultaneously at MIN, TYP, or MAX voltages.

**Figure 4-435. TX IMD3 vs Supply Voltage at 2.6 GHz**

#### 4.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Figure 4-436. IMD3 vs Tone Spacing and Channel at 2.6 GHz




Figure 4-437. IMD3 vs Tone Spacing and Amplitude at 2.6 GHz




Figure 4-438. IMD3 vs Digital Amplitude and Channel at 2.6 GHz




Figure 4-439. IMD3 vs Digital Amplitude and Temperature at 2.6 GHz




Figure 4-440. IMD3 vs Digital Amplitude and Dither at 2.6 GHz





Figure 4-441. NSD vs Digital Amplitude and Channel at 2.6 GHz


#### 4.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




#### 4.12.12 TX Typical Characteristics at 3.5 GHz

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$A_{\text{out}} = -0.5$  dBFS, 3.5 GHz Matching, included PCB and cable losses

Figure 4-444. TX Output Power vs DSA Setting at 3.5 GHz




$A_{\text{out}} = -0.5$  dBFS, 3.5 GHz Matching, included PCB and cable losses

Figure 4-445. TX Output Power vs Frequency




3.5 GHz Matching, included PCB and cable losses  
Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

Figure 4-446. TX Uncalibrated Differential Gain Error vs DSA Setting and Channel at 3.5 GHz




3.5 GHz Matching, included PCB and cable losses  
Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

Figure 4-447. TX Calibrated Differential Gain Error vs DSA Setting and Channel at 3.5 GHz



3.5 GHz Matching, included PCB and cable losses  
Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

Figure 4-448. TX Uncalibrated Integrated Gain Error vs DSA Setting and Channel at 3.5 GHz




3.5 GHz Matching, included PCB and cable losses  
Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

Figure 4-449. TX Calibrated Integrated Gain Error vs DSA Setting and Channel at 3.5 GHz


#### 4.12.12 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




#### 4.12.12 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




3.5 GHz Matching, 1TX  
Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

**Figure 4-454. TX Uncalibrated Differential Gain Error vs DSA Setting and Temperature at 3.5 GHz**




3.5 GHz Matching, 1TX, Calibrated at 25°C  
Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

**Figure 4-455. TX Calibrated Differential Gain Error vs DSA Setting and Temperature at 3.5 GHz**



3.5 GHz Matching, 1TX  
Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

**Figure 4-456. TX Uncalibrated Integrated Gain Error vs DSA Setting and Temperature at 3.5 GHz**




3.5 GHz Matching, 1TX, Calibrated at 25°C  
Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$


**Figure 4-457. TX Calibrated Integrated Gain Error vs DSA Setting and Temperature at 3.5 GHz**

#### 4.12.12 TX Typical Characteristics at 3.5 GHz (continued)


Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




**Figure 4-458. TX Uncalibrated Differential Phase Error vs DSA setting and Temperature at 3.5 GHz**



**Figure 4-459. TX Calibrated Differential Phase Error vs DSA Setting and Temperature at 3.5 GHz**




**Figure 4-460. TX Uncalibrated Integrated Phase Error vs DSA Setting and Temperature at 3.5 GHz**



**Figure 4-461. TX Calibrated Integrated Phase Error vs DSA Setting and Temperature at 3.5 GHz**


#### 4.12.12 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




- A.  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, matching at 3.5 GHz,  $A_{\text{out}} = -13$  dBFS.

Figure 4-462. TX NSD vs DSA Setting at 3.5 GHz




- A.  $f_{\text{DAC}} = 12$  MSPS, external clock mode, non-interleave mode

Figure 4-463. TX NSD vs Digital Amplitude and Temperature at 3.75 GHz




- A.  $f_{\text{DAC}} = 12$  MSPS, external clock mode, non-interleave mode

Figure 4-464. TX NSD vs Digital Amplitude and Channel at 3.75 GHz




- 20-MHz tone spacing, 3.5 GHz Matching, -13 dBFS each tone, included PCB and cable losses

Figure 4-465. TX IMD3 vs DSA Setting at 3.5 GHz



20-MHz tone spacing, 3.5 GHz Matching

Figure 4-466. TX IMD3 vs Digital Amplitude and Channel at 3.5 GHz




- 50-MHz tone spacing, external clock mode, non-interleave mode

Figure 4-467. TX IMD3 vs Tone Spacing and Amplitude at 3.75 GHz

#### 4.12.12 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




#### 4.12.12 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




3.5 GHz Matching, single carrier 20-MHz BW TM1.1 LTE




3.5 GHz Matching, single carrier 100-MHz BW NR TM1.1

Figure 4-472. TX 20-MHz LTE Output Spectrum at 3.5 GHz (Band 42)



3.5 GHz Matching, single carrier 100-MHz BW NR TM1.1

Figure 4-473. TX 100-MHz NR Output Spectrum at 3.5 GHz (Band 42)




3.5 GHz Matching, single carrier 20-MHz BW TM1.1 LTE

Figure 4-475. TX 20-MHz LTE ACPR vs DSA Setting at 3.5 GHz


#### 4.12.12 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




3.5 GHz Matching, single carrier 20-MHz BW TM1.1 LTE

Figure 4-476. TX 20-MHz LTE alt-ACPR vs DSA Setting at 3.5 GHz




3.5 GHz Matching, single carrier 100-MHz BW NR TM1.1

Figure 4-477. TX 100-MHz NR ACPR vs DSA Setting at 3.5 GHz




3.5 GHz Matching, single carrier 100-MHz BW NR TM1.1

Figure 4-478. TX 100-MHz NR alt-ACPR vs DSA Setting at 3.5 GHz




3.5 GHz Matching, single carrier 20-MHz BW TM1.1 LTE

Figure 4-479. TX 20-MHz LTE ACPR vs Digital Level at 3.5 GHz



3.5 GHz Matching, single carrier 20-MHz BW TM1.1 LTE

Figure 4-480. TX 20-MHz LTE alt-ACPR vs Digital Level at 3.5 GHz




3.5 GHz Matching, single carrier 100-MHz BW NR TM1.1


Figure 4-481. TX 100-MHz NR ACPR vs Digital Level at 3.5 GHz

#### 4.12.12 TX Typical Characteristics at 3.5 GHz (continued)


Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48 \text{ MSPS}$ , interleave mode,  $A_{\text{OUT}} = -1 \text{ dBFS}$ , 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52 \text{ MSPS}$ , 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




**Figure 4-482. TX 100-MHz NR alt-ACPR vs Digital Level at 3.5 GHz**




**Figure 4-483. TX Single Tone HD2 vs Frequency and Digital Level at 3.5 GHz**




**Figure 4-484. TX Single Tone HD3 vs Frequency and Digital Level at 3.5 GHz**



**Figure 4-485. TX Single Tone (-1 dBFS) Output Spectrum at 3.5 GHz (0 -  $f_{\text{DAC}}$ )**




**Figure 4-486. TX Single Tone (-1 dBFS) Output Spectrum at 3.5 GHz ( $\pm 300 \text{ MHz}$ )**



**Figure 4-487. TX Single Tone (-6 dBFS) Output Spectrum at 3.5 GHz (0 -  $f_{\text{DAC}}$ )**


#### 4.12.12 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Matching at 3.5 GHz,  $f_{\text{DAC}} = 11.79648$  GSPS, interleave mode.

**Figure 4-488. TX Single Tone (-6 dBFS) Output Spectrum at 3.5 GHz ( $\pm 300$  MHz)**




Matching at 3.5 GHz,  $f_{\text{DAC}} = 11.79648$  GSPS, interleave mode.

**Figure 4-489. TX Single Tone (-12 dBFS) Output Spectrum at 3.5 GHz (0- $f_{\text{DAC}}$ )**




Matching at 3.5 GHz,  $f_{\text{DAC}} = 11.79648$  GSPS, interleave mode.

**Figure 4-490. TX Single Tone (-12 dBFS) Output Spectrum at 3.5 GHz ( $\pm 300$  MHz)**




Matching at 3.5 GHz, 50MHz tone spacing,  $f_{\text{DAC}} = 12$  GSPS, non-interleave mode.

**Figure 4-491. TX Dual Tone Output Spectrum at 3.75 GHz, -7 dBFS each (0 -  $f_{\text{DAC}}$ )**



Matching at 3.5 GHz, 50 MHz tone spacing,  $f_{\text{DAC}} = 12$  GSPS, non-interleave mode.

**Figure 4-492. TX Dual Tone Output Spectrum at 3.75 GHz, -7 dBFS each ( $\pm 600$  MHz)**




Matching at 3.5 GHz, 50 MHz tone spacing,  $f_{\text{DAC}} = 12$  GSPS, non-interleave mode.

**Figure 4-493. TX Dual Tone Output Spectrum at 3.75 GHz, -13 dBFS each (0 -  $f_{\text{DAC}}$ )**


#### 4.12.12 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Matching at 3.5 GHz, 50 MHz tone spacing,  $f_{\text{DAC}} = 12$  GSPS, non-interleave mode.

**Figure 4-494. TX Dual Tone Output Spectrum at 3.75 GHz, -13 dBFS each ( $\pm 600$  MHz)**




Matching at 3.5 GHz, 50 MHz tone spacing,  $f_{\text{DAC}} = 12$  GSPS, non-interleave mode.

**Figure 4-495. TX Dual Tone Output Spectrum at 3.75 GHz, -30 dBFS each (0 -  $f_{\text{DAC}}$ )**



Matching at 3.5 GHz, 50 MHz tone spacing,  $f_{\text{DAC}} = 12$  GSPS, non-interleave mode.

**Figure 4-496. TX Dual Tone Output Spectrum at 3.75 GHz, -30 dBFS each ( $\pm 600$  MHz)**




$f_{\text{DAC}} = f_{\text{CLK}} = 12$  GSPS, non-interleave mode.

**Figure 4-497. External Clock Additive Phase Noise at 3.7 GHz**


#### 4.12.13 TX Typical Characteristics at 4.9 GHz

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Excluding PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 4.9 GHz matching

**Figure 4-498. TX Full Scale vs RF Frequency and Channel at 11796.48 MSPS**




Excluding PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 4.9 GHz matching

**Figure 4-499. TX Full Scale vs RF Frequency and Channel at 5898.24 MSPS, Mixed Mode, 2nd Nyquist Zone**




Excluding PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 4.9 GHz matching

**Figure 4-500. TX Full Scale vs RF Frequency and Channel at 8847.36 MSPS, Mixed Mode, 2nd Nyquist Zone**




$f_{\text{DAC}} = 11796.48$  MSPS,  $A_{\text{out}} = -0.5$  dBFS, matching 4.9 GHz

**Figure 4-501. TX Output Power vs DSA Setting and Channel at 4.9 GHz**



$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, matching at 4.9 GHz  
 Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 4-502. TX Uncalibrated Differential Gain Error vs DSA Setting and Channel at 4.9 GHz**




$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, matching at 4.9 GHz  
 Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 4-503. TX Calibrated Differential Gain Error vs DSA Setting and Channel at 4.9 GHz**


#### 4.12.13 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, matching at 4.9 GHz  
Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

**Figure 4-504. TX Uncalibrated Integrated Gain Error vs DSA Setting and Channel at 4.9 GHz**




$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, matching at 4.9 GHz  
Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

**Figure 4-505. TX Calibrated Integrated Gain Error vs DSA Setting and Channel at 4.9 GHz**



$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz  
Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 4-506. TX Uncalibrated Differential Gain Error vs DSA Setting and Temperature at 4.9 GHz**




$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz  
Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 4-507. TX Calibrated Differential Gain Error vs DSA Setting and Temperature at 4.9 GHz**

#### 4.12.13 TX Typical Characteristics at 4.9 GHz (continued)


Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz

Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$


**Figure 4-508. TX Uncalibrated Integrated Gain Error vs DSA Setting and Temperature at 4.9 GHz**



$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz

Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$


**Figure 4-509. TX Calibrated Integrated Gain Error vs DSA Setting and Temperature at 4.9 GHz**



$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz

Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

**Figure 4-510. TX Uncalibrated Differential Phase Error vs DSA Setting and Channel at 4.9 GHz**



$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz


Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

Phase DNL spike may occur at any DSA setting.

**Figure 4-511. TX Calibrated Differential Phase Error vs DSA Setting and Channel at 4.9 GHz**

#### 4.12.13 TX Typical Characteristics at 4.9 GHz (continued)


Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz

Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)


Figure 4-512. TX Uncalibrated Integrated Phase Error vs DSA Setting and Channel at 4.9 GHz



$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz

Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)


Figure 4-513. TX Calibrated Integrated Phase Error vs DSA Setting and Channel at 4.9 GHz



$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz

Differential Phase Error = Phase<sub>OUT</sub>(DSA Setting – 1) – Phase<sub>OUT</sub>(DSA Setting)

Figure 4-514. TX Uncalibrated Differential Phase Error vs DSA Setting and Temperature at 4.9 GHz



$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz

Differential Phase Error = Phase<sub>OUT</sub>(DSA Setting – 1) – Phase<sub>OUT</sub>(DSA Setting)

Figure 4-515. TX Calibrated Differential Phase Error vs DSA Setting and Temperature at 4.9 GHz

#### 4.12.13 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Figure 4-516. TX Uncalibrated Integrated Phase Error vs DSA Setting and Temperature at 4.9 GHz




Figure 4-517. TX Calibrated Integrated Phase Error vs DSA Setting and Temperature at 4.9 GHz




Figure 4-518. TX Output Noise vs DSA Setting and Channel at 4.9 GHz





Figure 4-519. TX NSD vs Output Frequency and Digital Amplitude at 4.9 GHz (DSA = 0 dB)


#### 4.12.13 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48 \text{ MSPS}$ , interleave mode,  $A_{\text{OUT}} = -1 \text{ dBFS}$ , 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52 \text{ MSPS}$ , 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 11796.48 \text{ MSPS}$ , interleave mode, matching at 4.9 GHz,  $A_{\text{out}} = -13 \text{ dBFS}$ .

**Figure 4-520. TX NSD vs Output Frequency and Digital Amplitude at 4.9 GHz (DSA = 6 dB)**




$f_{\text{DAC}} = 11796.48 \text{ MSPS}$ , interleaved mode, matching at 4.9 GHz,  $f_{\text{CENTER}} = 4.9 \text{ GHz}$ , -13 dBFS each tone

**Figure 4-521. TX IMD3 vs DSA Setting at 4.9 GHz**




$f_{\text{DAC}} = 11796.48 \text{ MSPS}$ , interleaved mode, matching at 4.9 GHz,  $f_{\text{CENTER}} = 4.9 \text{ GHz}$ , -13 dBFS each tone

**Figure 4-522. TX IMD3 vs Tone Spacing and Channel at 4.9 GHz**




$f_{\text{DAC}} = 11796.48 \text{ MSPS}$ , interleaved mode, matching at 4.9 GHz,  $f_{\text{CENTER}} = 4.9 \text{ GHz}$ , -13 dBFS each tone, worst channel

**Figure 4-523. TX IMD3 vs Tone Spacing and Temperature at 4.9 GHz**



$f_{\text{DAC}} = 11796.48 \text{ MSPS}$ , interleaved mode, matching at 4.9 GHz,  $f_{\text{CENTER}} = 4.9 \text{ GHz}$ ,  $f_{\text{SPACING}} = 20 \text{ MHz}$

**Figure 4-524. TX IMD3 vs Digital Level at 4.9 GHz**




TM1.1,  $P_{\text{OUT\_RMS}} = -13 \text{ dBFS}$

**Figure 4-525. TX 20-MHz LTE Output Spectrum at 4.9 GHz**


#### 4.12.13 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




TM1.1,  $P_{\text{OUT\_RMS}} = -13$  dBFS

Figure 4-526. TX 100-MHz NR Output Spectrum at 4.9 GHz




Matching at 4.9 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-527. TX 20-MHz LTE ACPR vs Digital Level at 4.9 GHz




Matching at 4.9 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-528. TX 20-MHz LTE alt-ACPR vs Digital Level at 4.9 GHz




Matching at 4.9 GHz, single carrier 100-MHz BW TM1.1 NR

Figure 4-529. TX 100-MHz NR ACPR vs Digital Level at 4.9 GHz



Matching at 4.9 GHz, single carrier 100-MHz BW TM1.1 NR

Figure 4-530. TX 100-MHz NR alt-ACPR vs Digital Level at 4.9 GHz



Matching at 4.9 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-531. TX 20-MHz LTE ACPR vs DSA at 4.9 GHz

#### 4.12.13 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Figure 4-532. TX 20-MHz LTE alt-ACPR vs DSA at 4.9 GHz




Figure 4-533. TX 100-MHz NR ACPR vs DSA at 4.9 GHz




Figure 4-534. TX 100-MHz NR alt-ACPR vs DSA at 4.9 GHz




Figure 4-535. TX HD2 vs Digital Amplitude and Output Frequency at 4.9 GHz




Figure 4-536. TX HD3 vs Digital Amplitude and Output Frequency at 4.9 GHz





Figure 4-537. TX Single Tone (-1 dBFS) Output Spectrum at 4.9 GHz (0- $f_{\text{DAC}}$ )


#### 4.12.13 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, 4.9 GHz matching, includes PCB and cable losses

**Figure 4-538. TX Single Tone ( $-1$  dBFS) Output Spectrum at 4.9 GHz ( $\pm 300$  MHz)**




$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, 4.9 GHz matching, includes PCB and cable losses.  $\text{ILn} = f_{\text{S/n}} \pm f_{\text{OUT}}$ .

**Figure 4-539. TX Single Tone ( $-6$  dBFS) Output Spectrum at 4.9 GHz ( $0-f_{\text{DAC}}$ )**



$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, 4.9 GHz matching, includes PCB and cable losses

**Figure 4-540. TX Single Tone ( $-6$  dBFS) Output Spectrum at 4.9 GHz ( $\pm 300$  MHz)**




$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, 4.9 GHz matching, includes PCB and cable losses.  $\text{ILn} = f_{\text{S/n}} \pm f_{\text{OUT}}$ .

**Figure 4-541. TX Single Tone ( $-12$  dBFS) Output Spectrum at 4.9 GHz ( $0-f_{\text{DAC}}$ )**


#### 4.12.13 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, 4.9 GHz matching, includes PCB and cable losses

Figure 4-542. TX Single Tone ( $-12$  dBFS) Output Spectrum at 4.9 GHz ( $\pm 300$  MHz)




TM1.1,  $P_{\text{OUT\_RMS}} = -13$  dBFS

Figure 4-543. TX 20-MHz LTE Error Vector Magnitude at 4.9 GHz


#### 4.12.14 TX Typical Characteristics at 7.1 GHz

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS,  $f_{\text{DAC}} = 9000$  MSPS, non-interleave mode,  $A_{\text{OUT}} = -1 \text{ dBFS}$ , 2<sup>nd</sup> Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 7.1 GHz matching.




Excluding PCB and cable losses

Figure 4-544. TX Full Scale vs RF Frequency and Channel




Excluding PCB and cable losses

Figure 4-545. TX Full Scale vs Temperature and Channel at 7.1 GHz




Excluding PCB and cable losses

Figure 4-546. TX Full Scale vs DSA Setting and Channel at 7.1 GHz




Differential Gain Error = Gain(DSA Setting – 1) – Gain(DSA Setting)

Figure 4-547. Uncalibrated Differential Gain Error vs Channel at 7.1 GHz



Differential Gain Error = Gain(DSA Setting – 1) – Gain(DSA Setting)

Figure 4-548. Uncalibrated Differential Gain Error vs Temperature at 7.1 GHz




Differential Gain Error = Gain(DSA Setting – 1) – Gain(DSA Setting)

Figure 4-549. Calibrated Differential Gain Error vs Channel at 7.1 GHz


#### 4.12.14 TX Typical Characteristics at 7.1 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS,  $f_{\text{DAC}} = 9000$  MSPS, non-interleave mode,  $A_{\text{OUT}} = -1 \text{ dBFS}$ , 2<sup>nd</sup> Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 7.1 GHz matching.




Differential Gain Error = Gain(DSA Setting – 1) – Gain(DSA Setting)

**Figure 4-550. Calibrated Differential Gain Error vs Temperature at 7.1 GHz**




Integrated Gain Error = Gain(DSA Setting) – Gain(DSA Setting = 0).

**Figure 4-551. Uncalibrated Integrated Gain Error vs Channel at 7.1 GHz**




Integrated Gain Error = Gain(DSA Setting) – Gain(DSA Setting = 0).

**Figure 4-552. Uncalibrated Integrated Gain Error vs Temperature at 7.1 GHz**




Integrated Gain Error = Gain(DSA Setting) – Gain(DSA Setting = 0).

**Figure 4-553. Calibrated Integrated Gain Error vs Channel at 7.1 GHz**



Integrated Gain Error = Gain(DSA Setting) – Gain(DSA Setting = 0).

**Figure 4-554. Calibrated Integrated Gain Error vs Temperature at 7.1 GHz**




Differential Phase Error = Phase(DSA Setting – 1) – Phase(DSA Setting)

**Figure 4-555. Uncalibrated Differential Phase Error vs Channel at 7.1 GHz**


#### 4.12.14 TX Typical Characteristics at 7.1 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS,  $f_{\text{DAC}} = 9000$  MSPS, non-interleave mode,  $A_{\text{OUT}} = -1 \text{ dBFS}$ , 2<sup>nd</sup> Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 7.1 GHz matching.




Differential Phase Error =  $\text{Phase}(\text{DSA Setting} - 1) - \text{Phase}(\text{DSA Setting})$

**Figure 4-556. Uncalibrated Differential Phase Error vs Temperature at 7.1 GHz**




Differential Phase Error =  $\text{Phase}(\text{DSA Setting} - 1) - \text{Phase}(\text{DSA Setting})$

**Figure 4-557. Calibrated Differential Phase Error vs Channel at 7.1 GHz**




Differential Phase Error =  $\text{Phase}(\text{DSA Setting} - 1) - \text{Phase}(\text{DSA Setting})$

**Figure 4-558. Calibrated Differential Phase Error vs Temperature at 7.1 GHz**




Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

**Figure 4-559. Uncalibrated Integrated Phase Error vs Channel at 7.1 GHz**



Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

**Figure 4-560. Uncalibrated Integrated Phase Error vs Temperature at 7.1 GHz**




Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

**Figure 4-561. Calibrated Integrated Phase Error vs Channel at 7.1 GHz**

#### 4.12.14 TX Typical Characteristics at 7.1 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS,  $f_{\text{DAC}} = 9000$  MSPS, non-interleave mode,  $A_{\text{OUT}} = -1 \text{ dBFS}$ , 2<sup>nd</sup> Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 7.1 GHz matching.



#### 4.12.14 TX Typical Characteristics at 7.1 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS,  $f_{\text{DAC}} = 9000$  MSPS, non-interleave mode,  $A_{\text{OUT}} = -1 \text{ dBFS}$ , 2<sup>nd</sup> Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 7.1 GHz matching.




Figure 4-566. IMD3 vs DSA Setting and Digital Amplitude at 7.1 GHz




Figure 4-567. IMD3 vs DSA Setting and Temperature at 7.1 GHz




Figure 4-568. IMD3 vs Tone Spacing and Channel at 7.1 GHz




Figure 4-569. IMD3 vs Tone Spacing and Digital Amplitude at 7.1 GHz





Figure 4-570. IMD3 vs Tone Spacing and Temperature at 7.1 GHz




Tone at -12 dBFS, 50 MHz offset from tone

Figure 4-571. NSD vs DSA Setting and Channel at 7.1 GHz


#### 4.12.14 TX Typical Characteristics at 7.1 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS,  $f_{\text{DAC}} = 9000$  MSPS, non-interleave mode,  $A_{\text{OUT}} = -1 \text{ dBFS}$ , 2<sup>nd</sup> Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 7.1 GHz matching.




50 MHz offset from tone

**Figure 4-572. NSD vs DSA Setting and Amplitude at 7.1 GHz**




Tone at -12 dBFS, 50 MHz offset from tone

**Figure 4-573. NSD vs DSA Setting and Temperature at 7.1 GHz**



50 MHz offset from tone

**Figure 4-574. NSD vs Digital Amplitude and Channel at 7.1 GHz**




50 MHz offset from tone

**Figure 4-575. NSD vs Digital Amplitude and Temperature at 7.1 GHz**

#### 4.12.14 TX Typical Characteristics at 7.1 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS,  $f_{\text{DAC}} = 9000$  MSPS, non-interleave mode,  $A_{\text{OUT}} = -1 \text{ dBFS}$ , 2<sup>nd</sup> Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 7.1 GHz matching.



50 MHz tone spacing, inband =  $7100 \text{ MHz} \pm 200 \text{ MHz}$ , excluding IMD3 components separately

Figure 4-576. Two Tone Inband SFDR vs Output Amplitude at 7.1 GHz




Figure 4-577. Single Tone Output Spectrum at 7.1 GHz, -1 dBFS (Nyquist)




Figure 4-578. Single Tone Output Spectrum at 7.1 GHz, -1 dBFS (narrow span)




Figure 4-579. Single Tone Output Spectrum at 7.1 GHz, -6 dBFS (Nyquist)




Figure 4-580. Single Tone Output Spectrum at 7.1 GHz, -6 dBFS (narrow span)






Figure 4-581. Single Tone Output Spectrum at 7.1 GHz, -12 dBFS (Nyquist)

#### 4.12.14 TX Typical Characteristics at 7.1 GHz (continued)


Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS,  $f_{\text{DAC}} = 9000$  MSPS, non-interleave mode,  $A_{\text{OUT}} = -1 \text{ dBFS}$ , 2<sup>nd</sup> Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 7.1 GHz matching.



**Figure 4-582. Single Tone Output Spectrum at 7.1 GHz, -12 dBFS (narrow span)**




**Figure 4-583. Two Tone Output Spectrum at 7.1 GHz, -7 dBFS each (Nyquist)**



50 MHz Tone Spacing

**Figure 4-584. Two Tone Output Spectrum at 7.1 GHz, -7 dBFS each (narrow band)**




50 MHz Tone Spacing

**Figure 4-585. Two Tone Output Spectrum at 7.1 GHz, -13 dBFS each (Nyquist)**


#### 4.12.14 TX Typical Characteristics at 7.1 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS,  $f_{\text{DAC}} = 9000$  MSPS, non-interleave mode,  $A_{\text{OUT}} = -1 \text{ dBFS}$ , 2<sup>nd</sup> Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 7.1 GHz matching.




50 MHz Tone Spacing

**Figure 4-586. Two Tone Output Spectrum at 7.1 GHz, -13 dBFS each (narrow span)**




50 MHz Tone Spacing

**Figure 4-587. Two Tone Output Spectrum at 7.1 GHz, -30 dBFS each (Nyquist)**



50 MHz Tone Spacing


**Figure 4-588. Two Tone Output Spectrum at 7.1 GHz, -30 dBFS each (narrow span)**



**Figure 4-589. External Clock Additive Phase Noise at 7.1 GHz**


#### 4.12.15 PLL and Clock Typical Characteristics

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted,  $f_{\text{REF}} = 491.52 \text{ MHz}$ , Phase noise measured at TX output




measured at TX output, normalized to 12GHz by  
 $20 \times \log_{10}(12\text{GHz}/F_{\text{OUT}})$

**Figure 4-590. Phase Noise vs Offset Frequency for PLL and External Clock at 12GHz**




**Figure 4-591. RX Additive Phase Noise at 9.61GHz**




PLL enabled,  $f_{\text{REF}} = 491.52 \text{ MSPS}$ , measured at 2TXOUT

**Figure 4-592. Phase Noise vs Offset Frequency and  $f_{\text{VCO}}$  at  $f_{\text{OUT}} = 2610 \text{ MHz}$**




PLL enabled,  $f_{\text{VCO}} = 11796.48 \text{ MHz}$ ,  $f_{\text{REF}} = 491.52 \text{ MSPS}$ , measured at 2TXOUT

**Figure 4-593. Phase Noise for 12-GHz VCO vs Offset Frequency and Temperature at  $f_{\text{OUT}} = 1910 \text{ MHz}$**




PLL enabled,  $f_{VCO} = 11796.48$  MHz,  $f_{REF} = 491.52$  MSPS,  
measured at 2TXOUT

**Figure 4-594. Phase Noise for 12-GHz VCO vs Offset Frequency and  $f_{OUT}$  at 25°C**




PLL enabled,  $f_{VCO} = 11796.48$  MHz,  $f_{REF} = 491.52$  MSPS,  
measured at 2TXOUT

**Figure 4-595. Phase Noise for 12-GHz VCO vs Offset Frequency and  $f_{OUT}$  at -40°C**




PLL enabled,  $f_{VCO} = 11796.48$  MHz,  $f_{REF} = 491.52$  MSPS,  
measured at 2TXOUT

**Figure 4-596. Phase Noise for 12-GHz VCO vs Offset Frequency and  $f_{OUT}$  at 110°C**




PLL enabled,  $f_{VCO} = 11796.48$  MHz,  $f_{REF} = 491.52$  MSPS,  
measured at 2TXOUT

**Figure 4-597. Phase Noise for 12-GHz VCO vs Offset Frequency and CP Setting at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 11796.48$  MHz, 1-kHz to 100-MHz,  
single-sided integration bandwidth, measured at 2TXOUT

**Figure 4-598. Integrated Phase Noise for 12-GHz VCO vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 11796.48$  MHz, measured at 2TXOUT

**Figure 4-599. Phase Noise for 12-GHz VCO at 600kHz Offset vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




A. PLL enabled,  $f_{VCO} = 11796.48$  MHz, measured at 2TXOUT

**Figure 4-600. Phase Noise for 12-GHz VCO at 800-kHz Offset vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 11796.48$  MHz, measured at 2TXOUT

**Figure 4-601. Phase Noise for 12-GHz VCO at 1-MHz Offset vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 11796.48$  MHz, measured at 2TXOUT

**Figure 4-602. Phase Noise for 12-GHz VCO at 1.8-MHz Offset vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 11796.48$  MHz, measured at 2TXOUT

**Figure 4-603. Phase Noise for 12-GHz VCO at 5-MHz Offset vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 11796.48$  MHz, measured at 2TXOUT

**Figure 4-604. Phase Noise for 12-GHz VCO at 50-MHz Offset vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 9830.4$  MHz,  $f_{REF} = 491.52$  MSPS, measured at 2TXOUT

**Figure 4-605. Phase Noise for 10-GHz VCO vs Offset Frequency and Temperature at  $f_{OUT} = 1910$  MHz**




PLL enabled,  $f_{VCO} = 9830.4$  MHz,  $f_{REF} = 491.52$  MSPS,  
measured at 2TXOUT

**Figure 4-606. Phase Noise for 10-GHz VCO vs Offset Frequency and  $f_{OUT}$  at 25°C**




PLL enabled,  $f_{VCO} = 9830.4$  MHz,  $f_{REF} = 491.52$  MSPS,  
measured at 2TXOUT

**Figure 4-607. Phase Noise for 10-GHz VCO vs Offset Frequency and  $f_{OUT}$  at -40°C**




PLL enabled,  $f_{VCO} = 9830.4$  MHz,  $f_{REF} = 491.52$  MSPS,  
measured at 2TXOUT

**Figure 4-608. Phase Noise for 10-GHz VCO vs Offset Frequency and  $f_{OUT}$  at 110°C**




PLL enabled,  $f_{VCO} = 9830.4$  MHz, 1-kHz to 100-MHz, single-sided integration bandwidth, measured at 2TXOUT

**Figure 4-609. Integrated Phase Noise for 10-GHz VCO vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 9830.4$  MHz, measured at 2TXOUT

**Figure 4-610. Phase Noise for 10-GHz VCO at 600 kHz vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 9830.4$  MHz, measured at 2TXOUT

**Figure 4-611. Phase Noise for 10-GHz VCO at 800 kHz vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 9830.4$  MHz, measured at 2TXOUT

**Figure 4-612. Phase Noise for 10-GHz VCO at 1 MHz vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 9830.4$  MHz, measured at 2TXOUT

**Figure 4-613. Phase Noise for 10-GHz VCO at 1.8 MHz vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 9830.4$  MHz, measured at 2TXOUT

**Figure 4-614. Phase Noise for 10-GHz VCO at 5 MHz vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 9830.4$  MHz, measured at 2TXOUT

**Figure 4-615. Phase Noise for 10-GHz VCO at 50 MHz vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 8847.36$  MHz,  $f_{REF} = 491.52$  MSPS, measured at 2TXOUT

**Figure 4-616. Phase Noise for 9-GHz VCO vs Offset Frequency and Temperature at  $f_{OUT} = 1910$  MHz**




PLL enabled,  $f_{VCO} = 8847.36$  MHz,  $f_{REF} = 491.52$  MSPS, measured at 2TXOUT

**Figure 4-617. Phase Noise for 9-GHz VCO vs Offset Frequency and  $f_{OUT}$  at 25°C**




PLL enabled,  $f_{VCO} = 8847.36$  MHz,  $f_{REF} = 491.52$  MSPS,  
measured at 2TXOUT

**Figure 4-618. Phase Noise for 9-GHz VCO vs Offset Frequency and  $f_{OUT}$  at  $-40^{\circ}\text{C}$**




PLL enabled,  $f_{VCO} = 8847.36$  MHz,  $f_{REF} = 491.52$  MSPS,  
measured at 2TXOUT

**Figure 4-619. Phase Noise for 9-GHz VCO vs Offset Frequency and  $f_{OUT}$  at  $110^{\circ}\text{C}$**



PLL enabled,  $f_{VCO} = 8847.36$  MHz,  $f_{REF} = 491.52$  MSPS,  
minimum LPF BW, measured at 2TXOUT

**Figure 4-620. Phase Noise for 9-GHz VCO vs Temperature Over Offset Frequency at  $f_{OUT} = 2.6$  GHz**



PLL enabled,  $f_{VCO} = 7864.32$  MHz,  $f_{REF} = 491.52$  MSPS,  
measured at 2TXOUT

**Figure 4-621. Phase Noise for 8-GHz VCO vs Offset Frequency and Temperature at  $f_{OUT} = 1910$  MHz**

## 5 Device and Documentation Support

### 5.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 5.2 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 5.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 5.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 5.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 6 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from June 5, 2023 to May 1, 2025 (from Revision B (June 2023) to Revision C (May 2025))	Page
• RX Input Max Power moved from RF ADC Electrical Characteristics to Absolute Maximum Ratings.....	4

---

Changes from July 14, 2022 to June 5, 2023 (from Revision A (July 2022) to Revision B (June 2023))	Page
• Changed the Device Information to <i>Package Information</i> table.....	1
• Changed $I_{IH}$ and $I_{IL}$ units to $\mu A$ .....	22
• Removed TX Clock Dither Enabled from TX Typical characteristics and specification headers.....	76
• Changed 1 <sup>st</sup> Nyquist zone output to 2 <sup>nd</sup> Nyquist zone output in <a href="#">Section 4.12.14</a> header.....	140

---

Changes from March 1, 2022 to July 14, 2022 (from Revision * (March 2022) to Revision A (July 2022))	Page
• Removed FB from DSA and NCO features.....	1
• ADC sample rate divider.....	20
• Changed 2.6 to 1.8 GHz matching.....	49
• Removed Dither = 1 from the conditions and dither plot.....	76

---

• Removed Dither = 1 from the conditions.....	89
• Removed Dither = 1 from the conditions.....	101
• Removed Dither = 1 from the conditions.....	105
• Replaced 0TX with 1TX.....	119
• Removed Dither = 1 from conditions and dither plot.....	119
• Removed Dither = 1 from the conditions.....	130
• Removed Dither = 1 from the conditions.....	140

---

## 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
AFE7903IABJ	Active	Production	FCBGA (ABJ)   400	90   JEDEC TRAY (5+1)	Yes	SNAGCU   SNAGCU	Level-3-260C-168 HR	-40 to 85	AFE7903I
AFE7903IABJ.B	Active	Production	FCBGA (ABJ)   400	90   JEDEC TRAY (5+1)	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	AFE7903I
AFE7903IALK	Active	Production	FCBGA (ALK)   400	90   JEDEC TRAY (5+1)	No	Call TI	Level-3-220C-168 HR	-40 to 85	AFE7903 SNPB
AFE7903IALK.B	Active	Production	FCBGA (ALK)   400	90   JEDEC TRAY (5+1)	No	Call TI	Level-3-220C-168 HR	-40 to 85	AFE7903 SNPB

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a " ~ " will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TRAY**



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
AFE7903IABJ	ABJ	FCBGA	400	90	6 x 15	150	315	135.9	7620	19.5	21	19.2
AFE7903IABJ	ABJ	FCBGA	400	90	6 x 15	150	315	135.9	7620	19.5	21	19.2
AFE7903IABJ.B	ABJ	FCBGA	400	90	6 x 15	150	315	135.9	7620	19.5	21	19.2
AFE7903IABJ.B	ABJ	FCBGA	400	90	6 x 15	150	315	135.9	7620	19.5	21	19.2
AFE7903IALK	ALK	FCBGA	400	90	6 x 15	150	315	135.9	7620	19.5	21	19.2
AFE7903IALK	ALK	FCBGA	400	90	6 x 15	150	315	135.9	7620	19.5	21	19.2
AFE7903IALK.B	ALK	FCBGA	400	90	6 x 15	150	315	135.9	7620	19.5	21	19.2
AFE7903IALK.B	ALK	FCBGA	400	90	6 x 15	150	315	135.9	7620	19.5	21	19.2


# PACKAGE OUTLINE

**ABJ0400A**



**FCCBGA - 2.65 mm max height**

BALL GRID ARRAY



4221311/D 03/2023

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Dimension is measured at the maximum solder ball diameter, parallel to primary datum C.
4. Primary datum C and seating plane are defined by the spherical crowns of the solder balls.
5. The lids are electrically floating (e.g. not tied to GND).

# EXAMPLE BOARD LAYOUT

ABJ0400A

FCBGA - 2.65 mm max height

BALL GRID ARRAY



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:6X



4221311/D 03/2023

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.  
For more information, see Texas Instruments literature number SPRU811 ([www.ti.com/lit/spru811](http://www.ti.com/lit/spru811)).

# EXAMPLE STENCIL DESIGN

ABJ0400A

FCBGA - 2.65 mm max height

BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.15 mm THICK STENCIL  
SCALE:6X


4221311/D 03/2023

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.


# PACKAGE OUTLINE

**ALK0400A**



**FCCBGA - 2.65 mm max height**

BALL GRID ARRAY



4225930/C 03/2023

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Dimension is measured at the maximum solder ball diameter, parallel to primary datum C.
4. Primary datum C and seating plane are defined by the spherical crowns of the solder balls.
5. Pb-Free die bump and SnPb solder ball.
6. The lids are electrically floating (e.g. not tied to GND).

# EXAMPLE BOARD LAYOUT


ALK0400A

FCBGA - 2.65 mm max height

BALL GRID ARRAY



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:6X



SOLDER MASK DETAILS  
NOT TO SCALE

4225930/C 03/2023

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.  
For more information, see Texas Instruments literature number SPRU811 ([www.ti.com/lit/spru811](http://www.ti.com/lit/spru811)).

# EXAMPLE STENCIL DESIGN

**ALK0400A**

**FCBGA - 2.65 mm max height**

BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.15 mm THICK STENCIL  
SCALE:6X

4225930/C 03/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated