

# AFE7901 4T4R RF Sampling AFE with 12GSPS DACs and 3GSPS ADCs

## 1 Features

- [Request full data sheet](#)
- Quad RF sampling 12GSPS transmit DACs
- Quad RF sampling 3GSPS receive ADCs
- Maximum RF signal bandwidth per TX or RX: 400MHz
- RF frequency range: 5MHz - 7.4GHz
- Digital step attenuators (DSA):
  - TX: 40dB range, 0.125dB steps
  - RX: 25dB range, 0.5dB steps
- Single or dual-band DUC or DDCs for TX and RX
- 16x NCOs per TX or RX
- Optional Internal PLL or VCO for DAC or ADC clocks or external clock at DAC or ADC sample rate
- Sysref Alignment Detector
- SerDes data interface:
  - JESD204B and JESD204C compatible
  - 8 SerDes transceivers up to 29.5Gbps
  - Subclass 1 multi-device synchronization
- Package: 17mm × 17mm FCBGA, 0.8mm pitch

## 2 Applications

- [Radar](#)
- [Seeker front end](#)
- [Defense radio](#)
- Tactical communications infrastructure
- [Wireless communications test](#)

## 3 Description

The AFE7901 is a high performance, wide bandwidth multi-channel transceiver, integrating four RF sampling transmitter chains and four RF sampling receiver chains. With operation up to 7.4GHz, this device enables direct RF sampling in the L, S and C-band frequency ranges without the need for additional frequency conversions stages. This improvement in density and flexibility enables high-channel-count, multi-mission systems.

The TX signal paths support interpolation and digital up conversion options that deliver up to 400MHz of signal bandwidth per TX path using a single or dual digital up converter. The output of the DUCs drives a 12GSPS DAC (digital to analog converter) with a mixed mode output option to enhance 2nd Nyquist operation. The DAC output includes a variable gain amplifier (TX DSA) with 40dB range and 1dB analog and 0.125dB digital steps.

Each receiver chain includes a 25dB range DSA (Digital Step Attenuator), followed by a 3GSPS ADC (analog-to-digital converter). Each receiver channel has an analog peak power detector and various digital power detectors to assist an external or internal autonomous automatic gain controller, and RF overload detectors for device reliability protection. Flexible decimation options provide optimization of signal bandwidth up to 400MHz using one or two digital down converters (DDCs).


### Package Information

| PART NUMBER | PACKAGE <sup>(1)</sup> | PACKAGE SIZE <sup>(2)</sup> |
|-------------|------------------------|-----------------------------|
| AFE7901     | FC-BGA                 | 17mm × 17mm                 |

(1) For more information, see *Mechanical, Packaging, and Orderable Information*.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.





Functional Block Diagram

## Table of Contents

|                                                   |           |                                                           |            |
|---------------------------------------------------|-----------|-----------------------------------------------------------|------------|
| <b>1 Features</b> .....                           | <b>1</b>  | 5.9 Power Supply Electrical Characteristics.....          | <b>32</b>  |
| <b>2 Applications</b> .....                       | <b>1</b>  | 5.10 Timing Requirements.....                             | <b>34</b>  |
| <b>3 Description</b> .....                        | <b>1</b>  | 5.11 Switching Characteristics.....                       | <b>35</b>  |
| <b>4 Pin Configuration and Functions</b> .....    | <b>4</b>  | 5.12 Typical Characteristics.....                         | <b>36</b>  |
| <b>5 Specifications</b> .....                     | <b>11</b> | <b>6 Device and Documentation Support</b> .....           | <b>156</b> |
| 5.1 Absolute Maximum Ratings.....                 | <b>11</b> | 6.1 Receiving Notification of Documentation Updates..     | <b>156</b> |
| 5.2 ESD Ratings.....                              | <b>11</b> | 6.2 Support Resources.....                                | <b>156</b> |
| 5.3 Recommended Operating Conditions.....         | <b>12</b> | 6.3 Trademarks.....                                       | <b>156</b> |
| 5.4 Thermal Information AFE79xx.....              | <b>12</b> | 6.4 Electrostatic Discharge Caution.....                  | <b>156</b> |
| 5.5 Transmitter Electrical Characteristics.....   | <b>13</b> | 6.5 Glossary.....                                         | <b>156</b> |
| 5.6 RF ADC Electrical Characteristics.....        | <b>22</b> | <b>7 Revision History</b> .....                           | <b>156</b> |
| 5.7 PLL/VCO/Clock Electrical Characteristics..... | <b>28</b> | <b>8 Mechanical, Packaging, and Orderable Information</b> | <b>156</b> |
| 5.8 Digital Electrical Characteristics.....       | <b>30</b> |                                                           |            |

## 4 Pin Configuration and Functions

| A  | B               | C        | D                 | E                 | F                   | G                  | H                         | I                         | J                  | K                       | L                       | M                | N                         | P                         | R                  | T                 | U                  | V                 | W        | Y               |
|----|-----------------|----------|-------------------|-------------------|---------------------|--------------------|---------------------------|---------------------------|--------------------|-------------------------|-------------------------|------------------|---------------------------|---------------------------|--------------------|-------------------|--------------------|-------------------|----------|-----------------|
| 20 | VDD1P2<br>TXCLK | 2TXOUT+  | 2TXOUT-           | VDD1P2<br>TXCLK   | VDD1P8TX            | 1TXOUT-            | 1TXOUT+                   | VDD1P8TX                  | VSSTX              | VDD1P2<br>PLLCLK<br>REF | VDD1P8<br>PLLVC0        | VSSTX            | VDD1P8TX                  | 3TXOUT+                   | 3TXOUT-            | VDD1P8TX          | VDD1P2<br>TXCLK    | 4TXOUT-           | 4TXOUT+  | VDD1P2<br>TXCLK |
| 19 | VSSTXCLK        | VSSTX    | VSSTX             | VSSTXCLK          | VSSTX               | VSSTX              | VSSTX                     | VSSTX                     | PLL<br>LDOUT       | SYSREF+                 | SYSREF-                 | VSSPLL           | VSSTX                     | VSSTX                     | VSSTX              | VSSTX             | VSSTXCLK           | VSSTX             | VSSTX    | VSSTXCLK        |
| 18 | VSSFBCLK        | VSSFBCLK | VSSTX             | VSSTX             | VSSTX               | VSSTX              | VSSTX                     | VSSTX                     | VSSPLL<br>CLKREF   | VDD1P2<br>PLLCLK<br>REF | VDD1P2<br>PLLCLK<br>REF | VSSPLL<br>CLKREF | VSSTX                     | VSSTX                     | VSSTX              | VSSTX             | VSSTX              | VSSTX             | VSSFBCLK | VSSFBCLK        |
| 17 | VDD1P8<br>FBCLK | VSSFB    | VSSTX             | VDD1P2<br>TXENC   | VSSTXENC            | VSSTX              | VDD1P8<br>TXDAC           | VDD1P8<br>TXDAC           | VSS<br>PLLXCMCL    | REFCLK+                 | REFCLK-                 | VSS<br>PLLXCMCL  | VDD1P8<br>TXDAC           | VDD1P8<br>TXDAC           | VSSTX              | VSSTXENC          | VDD1P2<br>TXENC    | VSSTX             | VSSFB    | VDD1P8<br>FBCLK |
| 16 | NC              | VSSFB    | VDD1P8FB          | VDD1P2FB          | VSSTXENC            | GTR_7<br>_SPIB2SEN | GTR_17<br>_SPIB1CLK       | GTR_14<br>_SPIB1SEN       | VSSPLL<br>FBCML    | VDD1P8PLL               | VDD1P8PLL               | VSSPLL<br>FBCML  | GTL_7<br>_ALARM1          | GTL_15<br>_GPIO3          | GTL_18<br>_SPIASDO | VSSTXENC          | VDD1P2FB           | VDD1P8FB          | VSSFB    | NC              |
| 15 | NC              | VSSFB    | VDD1P8FB          | VDD1P2FB          | VDD1P2FB            | GTR_16<br>_RESETZ  | GTR_13<br>_TRST           | GTR_3<br>_TXDD1           | GTR_9<br>_SPIB2SDO | VDD1P2<br>PLLXCMCL      | VDD1P2<br>PLLXCMCL      | GTL_3<br>_AUX0   | GTL_2<br>_ALARM2          | GTL_4<br>_SPIACLK         | GTL_5<br>_RXTDD2   | VDD1P2FB          | VDD1P2FB           | VDD1P8FB          | VSSFB    | NC              |
| 14 | VDD1P8<br>FBCLK | VSSFB    | VSSFB             | VDD1P2FB          | VDD1P2RX            | GTR_5<br>_TDO      | GTR_18<br>_TDI            | GTR_4<br>_TCLK            | GTR_2<br>_SPIB2CLK | GTR_8<br>_FBTDD1        | GTL_8<br>_AUX1          | GTL_9<br>_AUX2   | GTL_17<br>_SPIASDIO       | GTL_1<br>_SPEEP           | GTL_5<br>_SPIASEN  | VDD1P2RX          | VDD1P2FB           | VSSFB             | VSSFB    | VDD1P8<br>FBCLK |
| 13 | VDD1P2RX        | VSSRX    | VSSRX             | VSSRX             | VDD1P2RX            | VDD1P2RX           | GTR_0<br>_RXG5WAP         | GTR_8<br>_SPIB2<br>_SDIO  | GND_ESD            | DVDD0P9                 | DVDD0P9                 | GND_ESD          | GTL_0<br>_AUX3            | GTL_11<br>_AUX3           | VDD1P2RX           | VDD1P2RX          | VSSRX              | VSSRX             | VSSRX    | VDD1P2RX        |
| 12 | 1RXIN+          | VSSRX    | VSSRX             | VSSRX             | VDD1P2RX            | VDD1P2RX           | GTR_11<br>_SPIB1<br>_SDO  | GTR_1<br>_GPIO1           | DGND               | DVDD0P9                 | DVDD0P9                 | DGND             | GTL_13<br>_AUX4           | GTL_12<br>_BIST1          | VDD1P2RX           | VDD1P2RX          | VSSRX              | VSSRX             | VSSRX    | 3RXIN+          |
| 11 | 1RXIN-          | VSSRX    | VDD1P8RX          | VDD1P8RX          | VDD1P2RX            | VDD1P2RX           | GTR_10<br>_TMS            | GTR_12<br>_SPIB1<br>_SDIO | DGND               | DVDD0P9                 | DVDD0P9                 | DGND             | GTL_14<br>_AUX5           | GTL_10<br>_BIST0          | VDD1P2RX           | VDD1P2RX          | VDD1P8RX           | VDD1P8RX          | VSSRX    | 3RXIN-          |
| 10 | VDD1P2RX        | VSSRX    | VDD1P8RX          | VDD1P8RX          | VDD1P8RX            | VDD1P8RX           | GTR_8<br>_RXBLNB          | GTR_5<br>_FSPICB          | DGND               | DVDD0P9                 | DVDD0P9                 | DGND             | GTL_5<br>_GPIO15          | GTL_6<br>_GPIO16          | VDD1P8RX           | VDD1P8RX          | VDD1P8RX           | VDD1P8RX          | VSSRX    | VDD1P2RX        |
| 9  | VDD1P8<br>RXCLK | VSSRXCLK | VDD1P8RX          | VDD1P8RX          | VDD1P8RX            | VDD1P8RX           | GTR_9<br>_SYNCB<br>_OUT0- | GTR_7<br>_SYNCB<br>_OUT0+ | DGND               | DVDD0P9                 | DVDD0P9                 | DGND             | GTL_7<br>_SYNCB<br>_OUT1+ | GTL_3<br>_SYNCB<br>_OUT1- | VDD1P8RX           | VDD1P8RX          | VDD1P8RX           | VDD1P8RX          | VSSRXCLK | VDD1P8<br>RXCLK |
| 8  | 2RXIN-          | VSSRX    | VSSRXCLK          | GND_ESD           | GTR_10<br>_FSPICLKA | VDD1P8RX           | GTR_13<br>_GPIO8          | GTR_8<br>_SYNCB<br>_IN0+  | DGND               | DVDD0P9                 | DVDD0P9                 | DGND             | GTL_8<br>_SYNCB<br>_IN1+  | GTL_13<br>_GPIO19         | VDD1P8RX           | GTL_10<br>_GPIO17 | GND_ESD            | VSSRXCLK          | VSSRX    | 4RXIN-          |
| 7  | 2RXIN+          | VSSRX    | VSSRXCLK          | GND_ESD           | GTR_11<br>_RXTDD1   | GTR_14<br>_FSPIDA  | GTR_12<br>_GPIO7          | GTR_17<br>_SYNCB<br>_IN0- | DGND               | DVDD0P9                 | DVDD0P9                 | DGND             | GTL_17<br>_SYNCB<br>_IN1- | GTL_12<br>_FSPICLKD       | GTL_14<br>_FSPIDD  | GTL_11<br>_GPIO18 | GND_ESD            | VSSRXCLK          | VSSRX    | 4RXIN+          |
| 6  | VDD1P8<br>RXCLK | VSSRXCLK | GTR_9<br>_GPIO4   | GTR_19<br>_GPIO12 | GTR_16<br>_GPIO10   | GTR_1<br>_GPIO5    | GTR_15<br>_GPIO9          | VDD1P8<br>GPIO            | DGND               | DVDD0P9                 | DVDD0P9                 | DGND             | VDD1P8<br>GPIO            | GTL_15<br>_FSPIDC         | GTL_1<br>_FBTDD2   | GTL_16<br>_RXCLNB | GTL_19<br>_GPIO20  | GTL_9<br>_GPIO13  | VSSRXCLK | VDD1P8<br>RXCLK |
| 5  | VSSRXCLK        | VSSRXCLK | GTR_18<br>_GPIO11 | GTR_2<br>_RXALNB  | GTR_4<br>_GPIO6     | GTR_3<br>_FSPICLKB | IFORCE                    | VSSGPIO                   | DGND               | DVDD0P9                 | DVDD0P9                 | DGND             | VSSGPIO                   | VSENSE                    | GTL_3<br>_GPIO14   | GTL_4<br>_RXCLNB  | GTL_2<br>_FSPICLKC | GTL_18<br>_TXTDD2 | VSSRXCLK | VSSRXCLK        |
| 4  | VSSTX           | VSSTX    | 1STX+             | VDDTOP9           | 2STX+               | VDDA1P8            | 3STX-                     | VDDA1P8                   | 4STX-              | VSSTX                   | VSSTX                   | 5STX-            | VDDA1P8                   | 6STX-                     | VDDA1P8            | 7STX+             | VDDTOP9            | 8STX+             | VSSTX    | VSSTX           |
| 3  | 1SRX+           | VSSTX    | 1STX-             | VDDTOP9           | 2STX-               | VDDA1P8            | 3STX+                     | VDDA1P8                   | 4STX+              | SERDES<br>_AMUX1        | SERDES<br>_AMUX2        | 5STX+            | VDDA1P8                   | 6STX+                     | VDDA1P8            | 7STX-             | VDDTOP9            | 8STX-             | VSSTX    | 8SRX+           |
| 2  | 1SRX-           | VSSTX    | VSSTX             | VSSTX             | VSSTX               | VSSTX              | VSSTX                     | VSSTX                     | VSSTX              | DVDD0P9                 | DVDD0P9                 | VSSTX            | VSSTX                     | VSSTX                     | VSSTX              | VSSTX             | VSSTX              | VSSTX             | VSSTX    | 8SRX-           |
| 1  | VSSTX           | 2SRX+    | 2SRX-             | VSSTX             | 3SRX+               | 3SRX-              | VSSTX                     | 4SRX+                     | 4SRX-              | VSSTX                   | VSSTX                   | 5SRX-            | 5SRX+                     | VSSTX                     | 6SRX-              | 6SRX+             | VSSTX              | 7SRX-             | 7SRX+    | VSSTX           |

Figure 4-1. FCBGA Package, 400-Pin  
(Top View)

Table 4-1. Pin Functions

| BALL NAME            | BALL NUMBER        | TYPE <sup>(1)</sup> | DESCRIPTION                                                                        |
|----------------------|--------------------|---------------------|------------------------------------------------------------------------------------|
| <b>RF INTERFACES</b> |                    |                     |                                                                                    |
| NC                   | A15, A16, Y15, Y16 | I                   | Do not connect.                                                                    |
| 1RXIN-               | A11                | I                   | Receiver Channel 1 RF input: negative terminal. Unused RX inputs can be left open. |
| 1RXIN+               | A12                | I                   | Receiver Channel 1 RF input: positive terminal. Unused RX inputs can be left open. |
| 2RXIN-               | A8                 | I                   | Receiver Channel 2 RF input: negative terminal. Unused RX inputs can be left open. |

**Table 4-1. Pin Functions (continued)**

| BALL NAME                         | BALL NUMBER | TYPE <sup>(1)</sup> | DESCRIPTION                                                                                  |
|-----------------------------------|-------------|---------------------|----------------------------------------------------------------------------------------------|
| 2RXIN+                            | A7          | I                   | Receiver Channel 2 RF input: positive terminal. Unused RX inputs can be left open.           |
| 3RXIN–                            | Y11         | I                   | Receiver Channel 3 RF input: negative terminal.                                              |
| 3RXIN+                            | Y12         | I                   | Receiver Channel 3 RF input: positive terminal. Unused RX inputs can be left open.           |
| 4RXIN–                            | Y8          | I                   | Receiver Channel 4 RF input: negative terminal. Unused RX inputs can be left open.           |
| 4RXIN+                            | Y7          | I                   | Receiver Channel 4 RF input: positive terminal. Unused RX inputs can be left open.           |
| 1TXOUT–                           | F20         | O                   | Transmitter Channel 1 RF output: negative terminal. Connect to 1.8V when not used.           |
| 1TXOUT+                           | G20         | O                   | Transmitter Channel 1 RF output: positive terminal. Connect to 1.8V when not used.           |
| 2TXOUT–                           | C20         | O                   | Transmitter Channel 2 RF output: negative terminal. Connect to 1.8V when not used.           |
| 2TXOUT+                           | B20         | O                   | Transmitter Channel 2 RF output: positive terminal. Connect to 1.8V when not used.           |
| 3TXOUT–                           | R20         | O                   | Transmitter Channel 3 RF output: negative terminal. Connect to 1.8V when not used.           |
| 3TXOUT+                           | P20         | O                   | Transmitter Channel 3 RF output: positive terminal. Connect to 1.8V when not used.           |
| 4TXOUT–                           | V20         | O                   | Transmitter Channel 4 RF output: negative terminal. Connect to 1.8V when not used.           |
| 4TXOUT+                           | W20         | O                   | Transmitter Channel 4 RF output: positive terminal. Connect to 1.8V when not used.           |
| <b>DIFFERENTIAL CLOCKS INPUTS</b> |             |                     |                                                                                              |
| REFCLK–                           | L17         | I                   | Reference Clock Inputs: negative terminal                                                    |
| REFCLK+                           | K17         | I                   | Reference Clock Inputs: positive terminal                                                    |
| SYSREF–                           | L19         | I                   | SYSREEF inputs: negative terminals                                                           |
| SYSREF+                           | K19         | I                   | SYSREEF inputs: positive terminals                                                           |
| <b>SerDes CML INTERFACE</b>       |             |                     |                                                                                              |
| 1SRX–                             | A2          | I                   | CML SerDes Interface Lane 1 input: negative terminal. Unused Serdes inputs can be left open. |
| 1SRX+                             | A3          | I                   | CML SerDes Interface Lane 1 input: positive terminal. Unused Serdes inputs can be left open. |
| 2SRX–                             | C1          | I                   | CML SerDes Interface Lane 2 input: negative terminal. Unused Serdes inputs can be left open. |
| 2SRX+                             | B1          | I                   | CML SerDes Interface Lane 2 input: positive terminal. Unused Serdes inputs can be left open. |
| 3SRX–                             | F1          | I                   | CML SerDes Interface Lane 3 input: negative terminal                                         |
| 3SRX+                             | E1          | I                   | CML SerDes Interface Lane 3 input: positive terminal. Unused Serdes inputs can be left open. |
| 4SRX–                             | J1          | I                   | CML SerDes Interface Lane 4 input: negative terminal                                         |
| 4SRX+                             | H1          | I                   | CML SerDes Interface Lane 4 input: positive terminal                                         |
| 5SRX–                             | M1          | I                   | CML SerDes Interface Lane 5 input: negative terminal. Unused Serdes inputs can be left open. |
| 5SRX+                             | N1          | I                   | CML SerDes Interface Lane 5 input: positive terminal                                         |
| 6SRX–                             | R1          | I                   | CML SerDes Interface Lane 6 input: negative terminal                                         |
| 6SRX+                             | T1          | I                   | CML SerDes Interface Lane 6 input: positive terminal. Unused Serdes inputs can be left open. |

**Table 4-1. Pin Functions (continued)**

| BALL NAME             | BALL NUMBER | TYPE <sup>(1)</sup> | DESCRIPTION                                                                                              |
|-----------------------|-------------|---------------------|----------------------------------------------------------------------------------------------------------|
| 7SRX–                 | V1          | I                   | CML SerDes Interface Lane 7 input: negative terminal                                                     |
| 7SRX+                 | W1          | I                   | CML SerDes Interface Lane 7 input: positive terminal.<br>Unused Serdes inputs can be left open.          |
| 8SRX–                 | Y2          | I                   | CML SerDes Interface Lane 8 input: negative terminal                                                     |
| 8SRX+                 | Y3          | I                   | CML SerDes Interface Lane 8 input: positive terminal.<br>Unused Serdes inputs can be left open.          |
| 1STX–                 | C3          | O                   | CML SerDes Interface Lane 1 output: negative terminal.<br>Unused Serdes outputs can be left open.        |
| 1STX+                 | C4          | O                   | CML SerDes Interface Lane 1 output: positive terminal.<br>Unused Serdes outputs can be left open.        |
| 2STX–                 | E3          | O                   | CML SerDes Interface Lane 2 output: negative terminal.<br>Unused Serdes outputs can be left open.        |
| 2STX+                 | E4          | O                   | CML SerDes Interface Lane 2 output: positive terminal.<br>Unused Serdes outputs can be left open.        |
| 3STX–                 | G4          | O                   | CML SerDes Interface Lane 3 output: negative terminal.<br>Unused Serdes outputs can be left open.        |
| 3STX+                 | G3          | O                   | CML SerDes Interface Lane 3 output: positive terminal.<br>Unused Serdes outputs can be left open.        |
| 4STX–                 | J4          | O                   | CML SerDes Interface Lane 4 output: negative terminal.<br>Unused Serdes outputs can be left open.        |
| 4STX+                 | J3          | O                   | CML SerDes Interface Lane 4 output: positive terminal.<br>Unused Serdes outputs can be left open.        |
| 5STX–                 | M4          | O                   | CML SerDes Interface Lane 5 output: negative terminal.<br>Unused Serdes outputs can be left open.        |
| 5STX+                 | M3          | O                   | CML SerDes Interface Lane 5 output: positive terminal.<br>Unused Serdes outputs can be left open.        |
| 6STX–                 | P4          | O                   | CML SerDes Interface Lane 6 output: negative terminal.<br>Unused Serdes outputs can be left open.        |
| 6STX+                 | P3          | O                   | CML SerDes Interface Lane 6 output: positive terminal.<br>Unused Serdes outputs can be left open.        |
| 7STX–                 | T3          | O                   | CML SerDes Interface Lane 7 output: negative terminal.<br>Unused Serdes outputs can be left open.        |
| 7STX+                 | T4          | O                   | CML SerDes Interface Lane 7 output: positive terminal.<br>Unused Serdes outputs can be left open.        |
| 8STX–                 | V3          | O                   | CML SerDes Interface Lane 8 output: negative terminal.<br>Unused Serdes outputs can be left open.        |
| 8STX+                 | V4          | O                   | CML SerDes Interface Lane 8 output: positive terminal.<br>Unused Serdes outputs can be left open.        |
| <b>GPIO FUNCTIONS</b> |             |                     |                                                                                                          |
| GBL_0_GPIO13          | V6          | I/O                 | GPIO.                                                                                                    |
| GBL_1_FBTDD2          | R6          | I/O                 | Default location of FB TDD2 input signal.                                                                |
| GBL_2_FSPICLK         | U5          | I/O                 | Default and recommended location of FSPI C clock (FSPI for factory use only, available as generic GPIO). |
| GBL_3_GPIO14          | R5          | I/O                 | GPIO.                                                                                                    |
| GBL_4_RXDLNB          | T5          | I/O                 | Default location of RX channel D AGC LNA Bypass output signal.                                           |
| GBL_5_GPIO15          | N10         | I/O                 | GPIO.                                                                                                    |
| GBL_6_GPIO16          | P10         | I/O                 | GPIO.                                                                                                    |

**Table 4-1. Pin Functions (continued)**

| BALL NAME         | BALL NUMBER | TYPE <sup>(1)</sup> | DESCRIPTION                                                                                              |
|-------------------|-------------|---------------------|----------------------------------------------------------------------------------------------------------|
| GBL_7_SYNCB_OUT1+ | N9          | I/O                 | Default location of JESD Sync\ 1 output differential positive terminal.                                  |
| GBL_8_SYNCB_IN1+  | N8          | I/O                 | Default location of JESD Sync\ 1 input differential positive terminal.                                   |
| GBL_9_SYNCB_OUT1– | P9          | I/O                 | Default location of JESD Sync\ 1 output differential negative terminal.                                  |
| GBL_10_GPIO17     | T8          | I/O                 | GPIO.                                                                                                    |
| GBL_11_GPIO18     | T7          | I/O                 | GPIO.                                                                                                    |
| GBL_12_FSPICLKD   | P7          | I/O                 | Default and recommended location of FSPI D clock (FSPI for factory use only, available as generic GPIO). |
| GBL_13_GPIO19     | P8          | I/O                 | GPIO.                                                                                                    |
| GBL_14_FSPIDD     | R7          | I/O                 | Default and recommended location of FSPI D data (FSPI for factory use only, available as generic GPIO).  |
| GBL_15_FSPIDC     | P6          | I/O                 | Default and recommended location of FSPI C clock (FSPI for factory use only, available as generic GPIO). |
| GBL_16_RXCLNB     | T6          | I/O                 | Default location of RX channel C AGC LNA Bypass output signal.                                           |
| GBL_17_SYNCB_IN1– | N7          | I/O                 | Default location of JESD Sync\ 1 input differential negative terminal.                                   |
| GBL_18_TXTDD2     | V5          | I/O                 | Default location of TX TDD2 input signal.                                                                |
| GBL_19_GPIO20     | U6          | I/O                 | GPIO.                                                                                                    |
| GBR_0_GPIO4       | C6          | I/O                 | GPIO.                                                                                                    |
| GBR_1_GPIO5       | F6          | I/O                 | GPIO.                                                                                                    |
| GBR_2_RXALNB      | D5          | I/O                 | Default location of RX channel A AGC LNA Bypass output signal.                                           |
| GBR_3_FSPICLKB    | F5          | I/O                 | Default and recommended location of FSPI B clock (FSPI for factory use only, available as generic GPIO). |
| GBR_4_GPIO6       | E5          | I/O                 | GPIO.                                                                                                    |
| GBR_5_FSPIDB      | H10         | I/O                 | Default and recommended location of FSPI B data (FSPI for factory use only, available as generic GPIO).  |
| GBR_6_RXBLNB      | G10         | I/O                 | Default location of RX channel B AGC LNA Bypass output signal.                                           |
| GBR_7_SYNCB_OUT0+ | H9          | I/O                 | Default location of JESD Sync\ 0 output differential positive terminal.                                  |
| GBR_8_SYNCB_IN0+  | H8          | I/O                 | Default location of JESD Sync\ 0 input differential positive terminal.                                   |
| GBR_9_SYNCB_OUT0– | G9          | I/O                 | Default location of JESD Sync\ 0 output differential negative terminal.                                  |
| GBR_10_FSPICLKA   | E8          | I/O                 | Default location of FSPI A clock (FSPI for factory use only, available as generic GPIO).                 |
| GBR_11_RXTDD1     | E7          | I/O                 | Default location of RX TDD1 input signal.                                                                |
| GBR_12_GPIO7      | G7          | I/O                 | GPIO.                                                                                                    |
| GBR_13_GPIO8      | G8          | I/O                 | GPIO.                                                                                                    |
| GBR_14_FSPIDA     | F7          | I/O                 | Default and recommended location of FSPI A clock (FSPI for factory use only, available as generic GPIO). |
| GBR_15_GPIO9      | G6          | I/O                 | GPIO.                                                                                                    |
| GBR_16_GPIO10     | E6          | I/O                 | GPIO.                                                                                                    |
| GBR_17_SYNCB_IN0– | H7          | I/O                 | Default location of JESD Sync\ 0 input differential negative terminal.                                   |
| GBR_18_GPIO11     | C5          | I/O                 | GPIO.                                                                                                    |
| GBR_19_GPIO12     | D6          | I/O                 | GPIO.                                                                                                    |

**Table 4-1. Pin Functions (continued)**

| BALL NAME             | BALL NUMBER                                                                            | TYPE <sup>(1)</sup> | DESCRIPTION                                                                                  |
|-----------------------|----------------------------------------------------------------------------------------|---------------------|----------------------------------------------------------------------------------------------|
| GTL_0_GPIO2           | N13                                                                                    | I/O                 | GPIO.                                                                                        |
| GTL_1_SLEEP           | P14                                                                                    | I/O                 | Default location of Sleep input signal.                                                      |
| GTL_2_ALARM2          | N15                                                                                    | I/O                 | Default location of Alarm 2 output signal.                                                   |
| GTL_3_AUX0            | M15                                                                                    | I/O                 | GPIO or auxiliary low-speed ADC input 0                                                      |
| GTL_4_SPIACLK         | P15                                                                                    | I/O                 | Fixed Location of SPI A Clock.                                                               |
| GTL_5_SPIASEN         | R14                                                                                    | I/O                 | Fixed Location of SPI A Send Enable.                                                         |
| GTL_6_RXTDD2          | R15                                                                                    | I/O                 | Default location of RX TDD2 input signal.                                                    |
| GTL_7_ALARM1          | N16                                                                                    | I/O                 | Default location of Alarm 1 output signal.                                                   |
| GTL_8_AUX1            | L14                                                                                    | I/O                 | GPIO or auxiliary low-speed ADC input 1.                                                     |
| GTL_9_AUX2            | M14                                                                                    | I/O                 | GPIO or auxiliary low-speed ADC input 2.                                                     |
| GTL_10_BIST0          | P11                                                                                    | I/O                 | Fixed Location for BIST0 Function. Set low when using JTAG, set high for normal operation.   |
| GTL_11_AUX3           | P13                                                                                    | I/O                 | GPIO or auxiliary low-speed ADC input 3.                                                     |
| GTL_12_BIST1          | P12                                                                                    | I/O                 | Fixed Location for BIST1 Function. Set high when using JTAG, set low for normal operation.   |
| GTL_13_AUX4           | N12                                                                                    | I/O                 | GPIO or auxiliary low-speed ADC input 4.                                                     |
| GTL_14_AUX5           | N11                                                                                    | I/O                 | GPIO or auxiliary low-speed ADC input 5.                                                     |
| GTL_15_GPIO3          | P16                                                                                    | I/O                 | GPIO.                                                                                        |
| GTL_17_SPIASDIO       | N14                                                                                    | I/O                 | Fixed Location of SPI A Serial Data Input (3- and 4-wire mode) or Output (3 wire mode only). |
| GTL_18_SPIASDO        | R16                                                                                    | I/O                 | Fixed Location of SPI A Serial Data Output in 4-wire mode.                                   |
| GTR_0_RXGSWAP         | G13                                                                                    | I/O                 | Default location of RX gain swap input.                                                      |
| GTR_1_GPIO1           | H12                                                                                    | I/O                 | GPIO.                                                                                        |
| GTR_2_SPIB2CLK        | J14                                                                                    | I/O                 | Default and recommended location of SPI B2 clock.                                            |
| GTR_3_TXTDD1          | H15                                                                                    | I/O                 | Default location of TX TDD1 input signal.                                                    |
| GTR_4_TCLK            | H14                                                                                    | I/O                 | Fixed location for JTAG Test Clock.                                                          |
| GTR_5_TDO             | F14                                                                                    | I/O                 | Fixed location for JTAG Test Data Out.                                                       |
| GTR_6_SPIB2_SDIO      | H13                                                                                    | I/O                 | Default and recommended location of SPI B2 serial data input/output.                         |
| GTR_7_SPIB2SEN        | F16                                                                                    | I/O                 | Default and recommended location of SPI B2 enable input.                                     |
| GTR_8_FBTDD1          | K14                                                                                    | I/O                 | Default location of FB TDD1 input signal.                                                    |
| GTR_9_SPIB2SDO        | J15                                                                                    | I/O                 | Default and recommended location of SPI B2 serial data output (4-wire mode)                  |
| GTR_10_TMS            | G11                                                                                    | I/O                 | Fixed location for JTAG Test Mode Select.                                                    |
| GTR_11_SPIB1_SDO      | G12                                                                                    | I/O                 | Default and recommended location of SPI B1 serial data output (4-wire mode).                 |
| GTR_12_SPIB_SDIO      | H11                                                                                    | I/O                 | Default and recommended location of SPI B1 serial data input/output.                         |
| GTR_13_TRST           | G15                                                                                    | I/O                 | Fixed location for JTAG Test Reset. Must be pulled low when the JTAG port is not used.       |
| GTR_14_SPIB1SEN       | H16                                                                                    | I/O                 | Default and recommended location of SPI B1 enable input.                                     |
| GTR_15_RESETZ         | F15                                                                                    | I/O                 | Fixed Location for reset function. Chip Reset to default register settings.                  |
| GTR_17_SPIB1CLK       | G16                                                                                    | I/O                 | Default and recommended location of SPI B1 clock.                                            |
| GTR_18_TDI            | G14                                                                                    | I/O                 | Fixed location for JTAG Test Data Input.                                                     |
| <b>POWER SUPPLIES</b> |                                                                                        |                     |                                                                                              |
| DVDD                  | K2, K5, K6, K7, K8, K9, K10, K11, K12, K13, L2, L5, L6, L7, L8, L9, L10, L11, L12, L13 | —                   | 0.9V digital power supply                                                                    |

**Table 4-1. Pin Functions (continued)**

| BALL NAME       | BALL NUMBER                                                                                                                                          | TYPE <sup>(1)</sup> | DESCRIPTION                                                                         |
|-----------------|------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|-------------------------------------------------------------------------------------|
| VDD1P2FB        | D14, D15, D16, E15, U14, U15, U16, T15                                                                                                               | —                   | 1.2V supply for FB ADCs.                                                            |
| VDD1P8FB        | C15, C16, V15, V16                                                                                                                                   | —                   | 1.8V supply for FB ADC.                                                             |
| VDD1P8FBCCLK    | A14, A17, Y17, Y14                                                                                                                                   | —                   | 1.8V supply for FB ADC clock.                                                       |
| VDD1P2PLLCLKREF | K20, K18, L18                                                                                                                                        | —                   | 1.2V supply for PLL.                                                                |
| VDDPLL1P2FBCML  | L15                                                                                                                                                  | —                   | 1.2V supply for PLL clock distribution to FB ADC.                                   |
| VDDPLL1P2RXCML  | K15                                                                                                                                                  | —                   | 1.2V supply for clock distribution to RX ADC.                                       |
| VDD1P8PLL       | K16, L16                                                                                                                                             | —                   | 1.8V supply for PLL.                                                                |
| VDD1P8PLLVCO    | L20                                                                                                                                                  | —                   | 1.8V supply for PLL/VCO. This is a sensitive net and requires extra care in layout. |
| VDD1P2RX        | A10, A13, E11, E12, E13, E14, F11, F12, F13, R11, R12, R13, T11, T12, T13, T14, Y10, Y13                                                             | —                   | 1.2V supply for RX ADCs.                                                            |
| VDD1P8RX        | C9, C10, C11, D9, D10, D11, E9, E10, F8, F9, F10, R8, R9, R10, T9, T10, U9, U10, U11, V9, V10, V11                                                   | —                   | 1.8V supply for RX ADCs.                                                            |
| VDD1P8RXCLK     | A6, A9, Y6, Y9                                                                                                                                       | —                   | 1.8V supply for RX ADC clocks.                                                      |
| VDD1P2TXENC     | D17, U17                                                                                                                                             | —                   | 1.2V supply for DAC encoder.                                                        |
| VDD1P2TXCLK     | A20, D20, U20, Y20                                                                                                                                   | —                   | 1.2V supply for DAC clock.                                                          |
| VDD1P8TX        | E20, H20, N20, T20                                                                                                                                   | —                   | 1.8V supply for DAC.                                                                |
| VDD1P8TXDAC     | G17, H17, N17, P17                                                                                                                                   | —                   | 1.8V supply for DAC.                                                                |
| VDD1P8GPIO      | H6, N6                                                                                                                                               | —                   | 1.8V supply for GPIO.                                                               |
| VDDA1P8         | F3, F4, H3, H4, R3, R4, N3, N4                                                                                                                       | —                   | SerDes analog 1.8V power supply.                                                    |
| VDDT0P9         | D3, D4, U3, U4                                                                                                                                       | —                   | SerDes digital 0.9V power supply.                                                   |
| <b>GROUND</b>   |                                                                                                                                                      |                     |                                                                                     |
| DGND            | J5, J6, J7, J8, J9, J10, J11, J12, M5, M6, M7, M8, M9, M10, M11, M12                                                                                 | —                   | Digital core ground                                                                 |
| VSSGPIO         | H5, N5                                                                                                                                               | —                   | GPIO ground.                                                                        |
| VSSFB           | B14, B15, B16, B17, C14, V14, W14, W15, W16, W17                                                                                                     | —                   | Ground for FB ADC supply.                                                           |
| VSSFBCCLK       | A18, B18, W18, Y18                                                                                                                                   | —                   | Ground for FB ADC 1.8V clock supply.                                                |
| GND_ESD         | D7, D8, J13, M13, U7, U8                                                                                                                             | —                   | Ground for ESD protection circuits.                                                 |
| VSSRX           | B7, B8, B10, B11, B12, C12, D12, B13, C13, D13, W7, W8, W10, W11, W13, U12, V12, W12, U13, V13                                                       | —                   | Ground for RX ADC.                                                                  |
| VSSRXCLK        | A5, B5, B6, B9, C7, C8, W5, W6, W9, Y5, V7, V8                                                                                                       | —                   | Ground for RX ADC clocks.                                                           |
| VSSTX           | B19, C17, C18, C19, D18, E18, E19, F17, F18, F19, G18, G19, H18, H19, J20, M20, N18, N19, P18, P19, R17, R18, R19, T18, T19, U18, V17, V18, V19, W19 | —                   | Ground for TX DAC.                                                                  |
| VSSTXENC        | E16, E17, T16, T17                                                                                                                                   | —                   | Ground for TX DAC encoder.                                                          |
| VSSTXCLK        | A19, D19, U19, Y19                                                                                                                                   | —                   | Ground for TX DAC clock.                                                            |
| VSSPLL          | M19                                                                                                                                                  | —                   | Ground for PLL.                                                                     |
| VSSPLLFBCML     | J16, M16                                                                                                                                             | —                   | Ground for FB ADC clock.                                                            |

**Table 4-1. Pin Functions (continued)**

| BALL NAME     | BALL NUMBER                                                                                                                    | TYPE <sup>(1)</sup> | DESCRIPTION                                                |
|---------------|--------------------------------------------------------------------------------------------------------------------------------|---------------------|------------------------------------------------------------|
| VSSPLLCLKREF  | J18, M18                                                                                                                       | —                   | Ground for CLKREF PLL.                                     |
| VSSPLLRCML    | J17, M17                                                                                                                       | —                   | Ground for RX ADC clock.                                   |
| VSST          | A1, A4, B2, B3, B4, C2, D1, D2, E2, F2, G1, G2, H2, J2, K1, K4, L1, L4, M2, N2, P1, P2, R2, T2, U1, U2, V2, W2, W3, W4, Y1, Y4 | —                   | SerDes ground.                                             |
| <b>OTHERS</b> |                                                                                                                                |                     |                                                            |
| IFORCE        | G5                                                                                                                             | —                   | Reserved for TI use only. Do not connect.                  |
| PLL_LDOUT     | J19                                                                                                                            | —                   | Connect with 100nF capacitor to GND                        |
| SerDes_AMUX1  | K3                                                                                                                             | —                   | Analog test pin for SerDes lane 1-4, can be left floating  |
| SerDes_AMUX2  | L3                                                                                                                             | —                   | Analog test pin for SerDes lane 5-8, can be left floating  |
| VSENSE        | P5                                                                                                                             | —                   | Process test: sense voltage (TI use only). Do not connect. |

(1) Signal Types: I = Input, O = Output, I/O = Input or Output.

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                             |                                                                                                                                | MIN  | MAX              | UNIT |
|-----------------------------|--------------------------------------------------------------------------------------------------------------------------------|------|------------------|------|
| Supply Voltage Range        | DVDD0P9, VDDT0P9                                                                                                               | –0.3 | 1.2              | V    |
|                             | VDD1P2RX, VDD1P2TXCLK, VDD1P2TXENC, VDD1P2PLL, VDD1P2PLLCLKREF, VDD1P2FB, VDD1P2FBCML, VDD1P2RXCML                             | –0.3 | 1.4              | V    |
|                             | VDD1P8RX, VDD1P8RXCLK, VDD1P8TX, VDD1P8TXDAC, VDD1P8TXENC, VDD1P8PLL, VDD1P8PLLVCO, VDD1P8FB, VDD1P8FBCML, VDD1P8GPIO, VDDA1P8 | –0.5 | 2.1              | V    |
| Pin Voltage Range           | {1/2/3/4}RXIN+/-                                                                                                               | –0.5 | VDDR1P8+0.3      | V    |
|                             | 1FBIN+/-, 2FB+/-                                                                                                               | –0.5 | VDDFB1P8+0.3     | V    |
|                             | {1/2/3/4}TXOUT+/-                                                                                                              | –0.5 | VDDTX1P8+0.3     | V    |
|                             | REFCLK+/-, SYSREF+/-                                                                                                           | –0.3 | 1.4              | V    |
|                             | {1:8}SRX+/-                                                                                                                    | –0.3 | 1.4              | V    |
|                             | {1:8}STX+/-                                                                                                                    | –0.3 | 1.4              | V    |
|                             | GPIO{B/C/D/E}x, SPICLK, SPISDIO, SPISDO, SPISEN, RESETZ, BISTB0, BISTB1                                                        | –0.5 | VDD1P8GPIO + 0.3 | V    |
|                             | IFORCE, VSENSE                                                                                                                 | –0.3 | VDDCLK1P8 + 0.3  | V    |
|                             | SRDAMUX1, SRDAMUX2                                                                                                             | –0.3 | VDDA1P8+0.3      | V    |
| P <sub>MAX</sub> (XRXIN+/-) | f <sub>IN</sub> = 5 MHz, DSA = 20dB                                                                                            |      | 19.7             | dBm  |
|                             | f <sub>IN</sub> = 30 MHz, DSA = 20dB                                                                                           |      | 17.8             |      |
|                             | f <sub>IN</sub> = 410 MHz, DSA = 20dB                                                                                          |      | 17.6             |      |
|                             | f <sub>IN</sub> = 830 MHz, DSA = 20dB                                                                                          |      | 16.7             |      |
|                             | f <sub>IN</sub> = 1760 MHz, DSA = 20dB                                                                                         |      | 17.0             |      |
|                             | f <sub>IN</sub> = 2610 MHz, DSA = 20dB                                                                                         |      | 18               |      |
|                             | f <sub>IN</sub> = 3610 MHz, DSA = 20dB                                                                                         |      | 18.5             |      |
|                             | f <sub>IN</sub> = 4910 MHz, DSA = 20dB                                                                                         |      | 19.3             |      |
| Peak Input Current          | any input                                                                                                                      |      | 20               | mA   |
| T <sub>J</sub>              | Junction temperature                                                                                                           |      | 150              | °C   |
| T <sub>stg</sub>            | Storage temperature                                                                                                            | –65  | 150              | °C   |

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 5.2 ESD Ratings

|                    |                         |                                                                             | VALUE | UNIT |
|--------------------|-------------------------|-----------------------------------------------------------------------------|-------|------|
| V <sub>(ESD)</sub> | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup> | 1000  | V    |
|                    |                         | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins   | 150   |      |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|                                                                           |                                        | MIN  | NOM   | MAX                | UNIT |
|---------------------------------------------------------------------------|----------------------------------------|------|-------|--------------------|------|
| DVDD0P9, VDDT0P9                                                          | Supply voltage 0.9V                    | 0.9  | 0.925 | 0.95               | V    |
| VDD1P2{RX/TXCLK/TXENC/FB/PLL/<br>PLLCLKREF/FBCML/RXCML}                   | Supply voltage 1.2V                    | 1.15 | 1.2   | 1.25               | V    |
| VDD1P8{RX/RXCLK/TX/TXDAC/<br>TXENC/PLL/PLLVC0/FB/FBCLK/<br>GPIO}, VDDA1P8 | Supply voltage 1.8V                    | 1.75 | 1.8   | 1.85               | V    |
| T <sub>A</sub>                                                            | Ambient temperature                    | –40  |       | 85                 | °C   |
| T <sub>J</sub>                                                            | Operating Junction Temperature         |      |       | 110 <sup>(1)</sup> | °C   |
|                                                                           | Maximum Operating Junction Temperature | 125  |       |                    | °C   |

- (1) Prolonged use at or above this junction temperature can increase the device failure-in-time (FIT) rate. Refer to [SBAA403 application note](#) for additional details

### 5.4 Thermal Information AFE79xx

| THERMAL METRIC <sup>(1)</sup> |                                              | 17mmx17mm FC-BGA | UNIT |
|-------------------------------|----------------------------------------------|------------------|------|
|                               |                                              | 400 PINS         |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance       | 16.2             | °C/W |
| R <sub>θJC(top)</sub>         | Junction-to-case (top) thermal resistance    | 0.42             | °C/W |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance         | 4.85             | °C/W |
| Ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 0.12             | °C/W |
| Ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 4.6              | °C/W |

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 5.5 Transmitter Electrical Characteristics

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{A,\text{MAX}} = +110^\circ\text{C}$ ; TX Input Rate = 491.52MSPS,  $f_{\text{DAC}} = 11796.48\text{MSPS}$  below 6GHz and  $f_{\text{DAC}} = 9000\text{MSPS}$  above 6GHz; PLL clock mode below 6GHz output frequency and External clock mode above 6GHz output frequency; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB, unless otherwise noted.

| PARAMETER            |                                                              | TEST CONDITIONS                                                                       | MIN  | TYP  | MAX  | UNIT |
|----------------------|--------------------------------------------------------------|---------------------------------------------------------------------------------------|------|------|------|------|
| DAC <sub>RES</sub>   | DAC resolution                                               |                                                                                       |      | 14   |      | bits |
| f <sub>RFout</sub>   | RF output frequency range                                    | f <sub>DAC</sub> = 12 GSPS, 1 <sup>st</sup> Nyquist                                   | 5    |      | 6000 | MHz  |
|                      |                                                              | f <sub>DAC</sub> = 9 GSPS, 1 <sup>st</sup> Nyquist                                    | 5    |      | 4500 |      |
|                      |                                                              | f <sub>DAC</sub> = 9 GSPS, 2 <sup>nd</sup> Nyquist                                    | 4500 |      | 7400 |      |
|                      |                                                              | f <sub>DAC</sub> = 6 GSPS, 1 <sup>st</sup> Nyquist                                    | 5    |      | 3000 |      |
|                      |                                                              | f <sub>DAC</sub> = 6 GSPS, 2 <sup>nd</sup> Nyquist                                    | 3000 |      | 6000 |      |
| P <sub>max_FS</sub>  | Max Full Scale Output Power, max gain 1 tone, at device pins | f <sub>out</sub> = 10 MHz, f <sub>DAC</sub> = 6GSPS, -0.1dBFS                         |      | 6.5  |      | dBm  |
|                      |                                                              | f <sub>out</sub> = 30 MHz, f <sub>DAC</sub> = 6GSPS, -0.1dBFS                         |      | 6.5  |      | dBm  |
|                      |                                                              | f <sub>out</sub> = 400 MHz, f <sub>DAC</sub> = 6GSPS, -0.1dBFS                        |      | 5.6  |      | dBm  |
|                      |                                                              | f <sub>out</sub> = 850 MHz, f <sub>DAC</sub> = 5898.24 MSPS, -0.5dBFS                 |      | 4.3  |      | dBm  |
|                      |                                                              | f <sub>out</sub> = 1800 MHz, f <sub>DAC</sub> = 5898.24 MSPS, -0.5dBFS                |      | 3.2  |      | dBm  |
|                      |                                                              | f <sub>out</sub> = 2600 MHz, f <sub>DAC</sub> = 8847.36 MSPS, -0.5dBFS                |      | 2.3  |      | dBm  |
|                      |                                                              | f <sub>out</sub> = 3500 MHz, -0.5dBFS                                                 |      | 2.9  |      | dBm  |
|                      |                                                              | f <sub>out</sub> = 4900 MHz, -0.5dBFS                                                 |      | -0.6 |      | dBm  |
|                      |                                                              | f <sub>out</sub> = 3500 MHz, f <sub>DAC</sub> = 5898.24 MSPS, -0.5dBFS, straight mode |      | -2.3 |      | dBm  |
|                      |                                                              | f <sub>out</sub> = 4900 MHz, f <sub>DAC</sub> = 5898.24 MSPS, -0.5dBFS, straight mode |      | -3.4 |      | dBm  |
|                      |                                                              | f <sub>out</sub> = 4900 MHz, f <sub>DAC</sub> = 8847.36 MSPS, -0.5dBFS, straight mode |      | -3.9 |      | dBm  |
| R <sub>TERM</sub>    | Output termination resistor                                  | Default setting                                                                       |      | 100  |      | Ω    |
| ATT <sub>range</sub> | DSA Attenuation range                                        |                                                                                       |      | 40   |      | dB   |
| ATT <sub>step</sub>  | DSA Analog Attenuation step                                  |                                                                                       |      | 1.0  |      | dB   |
|                      | DSA Attenuation step accuracy (DNL) (2)                      | 0 < Atten < 40dB, after calibration                                                   |      | ±0.1 |      | dB   |
|                      |                                                              | 0 < Atten < 40dB, before calibration                                                  |      | ±0.2 |      |      |
| ATT <sub>step</sub>  | DSA Gain Steps Phase accuracy, any 8dB range(2)              | f <sub>out</sub> = 30MHz                                                              |      | ±1   |      | deg  |
|                      |                                                              | f <sub>out</sub> = 400MHz                                                             |      | ±1   |      | deg  |
|                      |                                                              | f <sub>out</sub> = 850MHz                                                             |      | ±1   |      | deg  |
|                      |                                                              | f <sub>out</sub> = 1800MHz                                                            |      | ±1   |      | deg  |
|                      |                                                              | f <sub>out</sub> = 2600MHz                                                            |      | ±1   |      | deg  |
|                      |                                                              | f <sub>out</sub> = 3500MHz                                                            |      | ±1   |      |      |
| G <sub>flat</sub>    | Gain flatness                                                | any 20MHz                                                                             |      | 0.1  |      | dB   |
|                      |                                                              | 600MHz BW, F <sub>out</sub> < 4.9G                                                    |      | 1.2  |      |      |

## 5.5 Transmitter Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; TX Input Rate = 491.52MSPS,  $f_{\text{DAC}} = 11796.48\text{MSPS}$  below 6GHz and  $f_{\text{DAC}} = 9000\text{MSPS}$  above 6GHz; PLL clock mode below 6GHz output frequency and External clock mode above 6GHz output frequency; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB, unless otherwise noted.

| PARAMETER |                                                   | TEST CONDITIONS                                                                                                  | MIN | TYP | MAX | UNIT |
|-----------|---------------------------------------------------|------------------------------------------------------------------------------------------------------------------|-----|-----|-----|------|
| IMD3      | 3rd Order Intermodulation distortion              | $f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 5\text{MHz}$<br>$\pm 1\text{MHz}$ , -7dBFS each tone        |     | -48 |     | dBc  |
|           |                                                   | $f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 30\text{MHz}$<br>$\pm 1\text{MHz}$ , -7dBFS each tone       |     | -47 |     | dBc  |
|           |                                                   | $f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 400\text{MHz}$<br>$\pm 2\text{MHz}$ , -7dBFS each tone      |     | -51 |     | dBc  |
|           |                                                   | $f_{\text{out}} = 850\text{MHz} \pm 10\text{MHz}$ , -7dBFS each tone                                             |     | -61 |     | dBc  |
|           |                                                   | $f_{\text{out}} = 1800\text{MHz} \pm 10\text{MHz}$ , -7dBFS each tone                                            |     | -62 |     | dBc  |
|           |                                                   | $f_{\text{out}} = 2600\text{MHz} \pm 10\text{MHz}$ , -7dBFS each tone                                            |     | -64 |     | dBc  |
|           |                                                   | $f_{\text{out}} = 3500\text{MHz} \pm 10\text{MHz}$ , -7dBFS each tone                                            |     | -63 |     | dBc  |
|           |                                                   | $f_{\text{out}} = 4900\text{MHz} \pm 10\text{MHz}$ , -7dBFS each tone                                            |     | -64 |     | dBc  |
|           |                                                   | $f_{\text{out}} = 5\text{MHz} \pm 1\text{MHz}$ , -13dBFS each tone                                               |     | -72 |     | dBc  |
|           |                                                   | $f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 30\text{MHz}$<br>$\pm 1\text{MHz}$ , -13dBFS each tone      |     | -71 |     | dBc  |
|           |                                                   | $f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 400\text{MHz}$<br>$\pm 2\text{MHz}$ , -13dBFS each tone     |     | -72 |     | dBc  |
|           |                                                   | $f_{\text{out}} = 850\text{MHz} \pm 10\text{MHz}$ , -13dBFS each tone                                            |     | -73 |     | dBc  |
|           |                                                   | $f_{\text{out}} = 1800\text{MHz} \pm 10\text{MHz}$ , -13dBFS each tone                                           |     | -75 |     | dBc  |
|           |                                                   | $f_{\text{out}} = 2600\text{MHz} \pm 10\text{MHz}$ , -13dBFS each tone                                           |     | -79 |     | dBc  |
|           |                                                   | $f_{\text{out}} = 3500\text{MHz} \pm 10\text{MHz}$ , -13dBFS each tone                                           |     | -77 |     | dBc  |
|           |                                                   | $f_{\text{out}} = 4900\text{MHz} \pm 10\text{MHz}$ , -13dBFS each tone                                           |     | -77 |     | dBc  |
| SFDR      | Spurious Free Dynamic Range (within Nyquist zone) | $f_{\text{out}} = 30\text{ MHz}$ , $f_{\text{DAC}} = 6000\text{ MSPS}$ ,<br>interleave mode, 20Gbps SerDes rate  |     | 45  |     | dBc  |
|           |                                                   | $f_{\text{out}} = 400\text{ MHz}$ , $f_{\text{DAC}} = 6000\text{ MSPS}$ ,<br>interleave mode, 20Gbps SerDes rate |     | 48  |     | dBc  |
|           |                                                   | $f_{\text{out}} = 850\text{ MHz}$ , $f_{\text{DAC}} = 11796.48\text{ MSPS}$                                      |     | 62  |     | dBc  |
|           |                                                   | $f_{\text{out}} = 1800\text{ MHz}$ , $f_{\text{DAC}} = 11796.48\text{ MSPS}$                                     |     | 56  |     | dBc  |
|           |                                                   | $f_{\text{out}} = 2600\text{ MHz}$ , $f_{\text{DAC}} = 11796.48\text{ MSPS}$                                     |     | 39  |     | dBc  |
|           |                                                   | $f_{\text{out}} = 3500\text{ MHz}$ , $f_{\text{DAC}} = 11796.48\text{ MSPS}$                                     |     | 42  |     | dBc  |
|           |                                                   | $f_{\text{out}} = 4900\text{ MHz}$ , $f_{\text{DAC}} = 11796.48\text{ MSPS}$                                     |     | 60  |     | dBc  |

## 5.5 Transmitter Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; TX Input Rate = 491.52MSPS,  $f_{\text{DAC}} = 11796.48\text{MSPS}$  below 6GHz and  $f_{\text{DAC}} = 9000\text{MSPS}$  above 6GHz; PLL clock mode below 6GHz output frequency and External clock mode above 6GHz output frequency; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB, unless otherwise noted.

| PARAMETER                |                                                           | TEST CONDITIONS                                                                                        | MIN | TYP | MAX | UNIT |
|--------------------------|-----------------------------------------------------------|--------------------------------------------------------------------------------------------------------|-----|-----|-----|------|
| $f_s/2 - f_{\text{OUT}}$ | Interleaving Image                                        | $f_{\text{DAC}} = 5898.24\text{MSPS}$ , interleave mode                                                |     | -47 |     | dBc  |
|                          |                                                           | $f_{\text{DAC}} = 8847.36\text{MSPS}$ , interleave mode                                                |     | -43 |     | dBc  |
|                          |                                                           | $f_{\text{DAC}} = 11796.48\text{MSPS}$ , interleave mode                                               |     | -43 |     | dBc  |
| HD2                      | 2 <sup>nd</sup> Harmonic Distortion (within Nyquist zone) | $f_{\text{DAC}} = 6\text{GSPS}$ , $f_{\text{out}} = 5\text{MHz}$                                       |     | -72 |     | dBc  |
|                          |                                                           | $f_{\text{DAC}} = 6\text{GSPS}$ , $f_{\text{out}} = 30\text{MHz}$                                      |     | -75 |     | dBc  |
|                          |                                                           | $f_{\text{DAC}} = 6\text{GSPS}$ , $f_{\text{out}} = 100\text{MHz}$                                     |     | -73 |     | dBc  |
|                          |                                                           | $f_{\text{out}} = 400\text{MHz}$                                                                       |     | -46 |     | dBc  |
|                          |                                                           | $f_{\text{out}} = 850\text{MHz}$                                                                       |     | -65 |     | dBc  |
|                          |                                                           | $f_{\text{out}} = 1800\text{MHz}$                                                                      |     | -68 |     | dBc  |
|                          |                                                           | $f_{\text{out}} = 2600\text{MHz}$                                                                      |     | -47 |     | dBc  |
|                          |                                                           | $f_{\text{out}} = 3500\text{MHz}$                                                                      |     | -59 |     | dBc  |
|                          |                                                           | $f_{\text{out}} = 4900\text{MHz}$                                                                      |     | -48 |     | dBc  |
|                          |                                                           | $f_{\text{out}} = 850\text{MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$                                   |     | -74 |     | dBc  |
|                          |                                                           | $f_{\text{out}} = 1800\text{MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$                                  |     | -67 |     | dBc  |
|                          |                                                           | $f_{\text{out}} = 2600\text{MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$                                  |     | -58 |     | dBc  |
| HD3                      | 3 <sup>rd</sup> Harmonic Distortion (within Nyquist zone) | $f_{\text{out}} = 3500\text{MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$                                  |     | -69 |     | dBc  |
|                          |                                                           | $f_{\text{out}} = 4900\text{MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$                                  |     | -59 |     | dBc  |
|                          |                                                           | $f_{\text{DAC}} = 6\text{GSPS}$ , $f_{\text{out}} = 5\text{MHz}$                                       |     | -46 |     | dBc  |
|                          |                                                           | $f_{\text{DAC}} = 6\text{GSPS}$ , $f_{\text{out}} = 30\text{MHz}$                                      |     | -48 |     | dBc  |
|                          |                                                           | $f_{\text{DAC}} = 6\text{GSPS}$ , $f_{\text{out}} = 100\text{MHz}$                                     |     | -49 |     | dBc  |
|                          |                                                           | $f_{\text{DAC}} = 6\text{GSPS}$ , $f_{\text{out}} = 400\text{MHz}$                                     |     | -49 |     | dBc  |
|                          |                                                           | $f_{\text{out}} = 850\text{MHz}$                                                                       |     | -56 |     | dBc  |
|                          |                                                           | $f_{\text{out}} = 1800\text{MHz}$                                                                      |     | -58 |     | dBc  |
|                          |                                                           | $f_{\text{out}} = 2600\text{MHz}$                                                                      |     | -60 |     | dBc  |
|                          |                                                           | $f_{\text{out}} = 3500\text{MHz}$                                                                      |     | -63 |     | dBc  |
|                          |                                                           | $f_{\text{out}} = 4900\text{MHz}$                                                                      |     | -66 |     | dBc  |
|                          |                                                           | $f_{\text{DAC}} = 6\text{GSPS}$ , $f_{\text{out}} = 5\text{MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$   |     | -83 |     | dBc  |
|                          |                                                           | $f_{\text{DAC}} = 6\text{GSPS}$ , $f_{\text{out}} = 30\text{MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$  |     | -83 |     | dBc  |
|                          |                                                           | $f_{\text{DAC}} = 6\text{GSPS}$ , $f_{\text{out}} = 100\text{MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$ |     | -82 |     | dBc  |
|                          |                                                           | $f_{\text{DAC}} = 6\text{GSPS}$ , $f_{\text{out}} = 400\text{MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$ |     | -79 |     | dBc  |
|                          |                                                           | $f_{\text{out}} = 850\text{MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$                                   |     | -87 |     | dBc  |
|                          |                                                           | $f_{\text{out}} = 1800\text{MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$                                  |     | -84 |     | dBc  |
|                          |                                                           | $f_{\text{out}} = 2600\text{MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$                                  |     | -79 |     | dBc  |
|                          |                                                           | $f_{\text{out}} = 3500\text{MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$                                  |     | -84 |     | dBc  |
|                          |                                                           | $f_{\text{out}} = 4900\text{MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$                                  |     | -88 |     | dBc  |

## 5.5 Transmitter Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; TX Input Rate = 491.52MSPS,  $f_{\text{DAC}} = 11796.48\text{MSPS}$  below 6GHz and  $f_{\text{DAC}} = 9000\text{MSPS}$  above 6GHz; PLL clock mode below 6GHz output frequency and External clock mode above 6GHz output frequency; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB, unless otherwise noted.

| PARAMETER                    |                                                      | TEST CONDITIONS                                                                                          | MIN | TYP | MAX | UNIT |
|------------------------------|------------------------------------------------------|----------------------------------------------------------------------------------------------------------|-----|-----|-----|------|
| HD <sub>n</sub> , $n \geq 4$ | Harmonic Distortion $n \geq 4$ (within Nyquist zone) | $f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 5\text{ MHz}$                                       |     | -58 |     | dBc  |
|                              |                                                      | $f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 30\text{ MHz}$                                      |     | -60 |     | dBc  |
|                              |                                                      | $f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 100\text{ MHz}$                                     |     | -61 |     | dBc  |
|                              |                                                      | $f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 400\text{ MHz}$                                     |     | -50 |     | dBc  |
|                              |                                                      | $f_{\text{out}} = 850\text{ MHz}$                                                                        |     | -85 |     | dBc  |
|                              |                                                      | $f_{\text{out}} = 1800\text{ MHz}$                                                                       |     | -90 |     | dBc  |
|                              |                                                      | $f_{\text{out}} = 2600\text{ MHz}$                                                                       |     | -84 |     | dBc  |
|                              |                                                      | $f_{\text{out}} = 3500\text{ MHz}$                                                                       |     | -86 |     | dBc  |
|                              |                                                      | $f_{\text{out}} = 4900\text{ MHz}$                                                                       |     | -87 |     | dBc  |
|                              |                                                      | $f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 5\text{ MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$   |     | -92 |     | dBc  |
|                              |                                                      | $f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 30\text{ MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$  |     | -94 |     | dBc  |
|                              |                                                      | $f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 100\text{ MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$ |     | -93 |     | dBc  |
|                              |                                                      | $f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 400\text{ MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$ |     | -85 |     | dBc  |
|                              |                                                      | $f_{\text{out}} = 850\text{ MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$                                    |     | -89 |     | dBc  |
|                              |                                                      | $f_{\text{out}} = 1800\text{ MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$                                   |     | -92 |     | dBc  |
|                              |                                                      | $f_{\text{out}} = 2600\text{ MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$                                   |     | -87 |     | dBc  |
|                              |                                                      | $f_{\text{out}} = 3500\text{ MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$                                   |     | -88 |     | dBc  |
|                              |                                                      | $f_{\text{out}} = 4900\text{ MHz}$ , $A_{\text{OUT}} = -12\text{dBFS}$                                   |     | -89 |     | dBc  |
| SFDR +/- 250 MHz             | Spurious Free Dynamic Range within +/- 250 MHz       | $f_{\text{DAC}} = 6\text{ GSPS}$ , $f_{\text{out}} = 400\text{ MHz}$                                     |     | 87  |     | dBc  |
|                              |                                                      | $f_{\text{out}} = 850\text{ MHz}$ , $f_{\text{DAC}} = 11796.48\text{ MSPS}$                              |     | 84  |     | dBc  |
|                              |                                                      | $f_{\text{out}} = 1800\text{ MHz}$ , $f_{\text{DAC}} = 11796.48\text{ MSPS}$                             |     | 78  |     | dBc  |
|                              |                                                      | $f_{\text{out}} = 2600\text{ MHz}$ , $f_{\text{DAC}} = 11796.48\text{ MSPS}$                             |     | 80  |     | dBc  |
|                              |                                                      | $f_{\text{out}} = 3500\text{ MHz}$ , $f_{\text{DAC}} = 11796.48\text{ MSPS}$                             |     | 81  |     | dBc  |
|                              |                                                      | $f_{\text{out}} = 4900\text{ MHz}$ , $f_{\text{DAC}} = 11796.48\text{ MSPS}$                             |     | 74  |     | dBc  |
| $f_s/4$                      | Fixed Spur                                           | $f_{\text{DAC}} = 5898.24\text{ MSPS}$ , $f_{\text{OUT}} = f_{\text{DAC}}/4\text{-}50\text{MHz}$         |     | -95 |     | dBFS |
|                              |                                                      | $f_{\text{DAC}} = 8847.36\text{ MSPS}$ , $f_{\text{OUT}} = f_{\text{DAC}}/4\text{-}50\text{MHz}$         |     | -88 |     | dBFS |
|                              |                                                      | $f_{\text{DAC}} = 11796.48\text{ MSPS}$ , $f_{\text{OUT}} = f_{\text{DAC}}/4\text{-}50\text{MHz}$        |     | -76 |     | dBFS |
| $f_s/2$                      | Fixed Spur                                           | $f_{\text{DAC}} = 5898.24\text{ MSPS}$ , $f_{\text{OUT}} = f_{\text{DAC}}/2\text{-}50\text{MHz}$         |     | -52 |     | dBFS |
|                              |                                                      | $f_{\text{DAC}} = 8847.36\text{ MSPS}$ , $f_{\text{OUT}} = f_{\text{DAC}}/2\text{-}50\text{MHz}$         |     | -45 |     | dBFS |
|                              |                                                      | $f_{\text{DAC}} = 11796.48\text{ MSPS}$ , $f_{\text{OUT}} = f_{\text{DAC}}/2\text{-}50\text{MHz}$        |     | -49 |     | dBFS |

## 5.5 Transmitter Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{A,\text{MAX}} = +110^\circ\text{C}$ ; TX Input Rate = 491.52MSPS,  $f_{\text{DAC}} = 11796.48\text{MSPS}$  below 6GHz and  $f_{\text{DAC}} = 9000\text{MSPS}$  above 6GHz; PLL clock mode below 6GHz output frequency and External clock mode above 6GHz output frequency; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB, unless otherwise noted.

| PARAMETER              |                                                                                  | TEST CONDITIONS                                                                                            | MIN | TYP | MAX | UNIT |
|------------------------|----------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------|-----|-----|-----|------|
| $3*f_s/4$              | Fixed Spur                                                                       | 2nd Nyquist, $f_{\text{DAC}} = 5898.24\text{MSPS}$ , $f_{\text{OUT}} = 3*f_{\text{DAC}}/4 - 50\text{MHz}$  |     | -82 |     | dBFS |
|                        |                                                                                  | 2nd Nyquist, $f_{\text{DAC}} = 8847.36\text{MSPS}$ , $f_{\text{OUT}} = 3*f_{\text{DAC}}/4 - 50\text{MHz}$  |     | -75 |     | dBFS |
|                        |                                                                                  | 2nd Nyquist, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $f_{\text{OUT}} = 3*f_{\text{DAC}}/4 - 50\text{MHz}$ |     | -49 |     | dBFS |
| ACPR <sub>1xcarr</sub> | ACPR - 1 carrier, LTE 20MHz E-TM1.1 carrier $f_{\text{out}} = 0.85\text{ GHz}$   | Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS                                           |     | -70 |     | dBc  |
|                        |                                                                                  | Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS                                          |     | -66 |     | dBc  |
|                        |                                                                                  | Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS                                          |     | -62 |     | dBc  |
|                        |                                                                                  | Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS                                          |     | -51 |     | dBc  |
| ACPR <sub>1xcarr</sub> | ACPR - 1 carrier, LTE 20MHz E-TM1.1 carrier $f_{\text{out}} = 1.8425\text{ GHz}$ | Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS                                           |     | -71 |     | dBc  |
|                        |                                                                                  | Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS                                          |     | -66 |     | dBc  |
|                        |                                                                                  | Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS                                          |     | -61 |     | dBc  |
|                        |                                                                                  | Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS                                          |     | -50 |     | dBc  |
| ACPR <sub>1xcarr</sub> | ACPR - 1 carrier, LTE 20MHz E-TM1.1 carrier $f_{\text{out}} = 2.6\text{ GHz}$    | Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS                                           |     | -72 |     | dBc  |
|                        |                                                                                  | Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS                                          |     | -66 |     | dBc  |
|                        |                                                                                  | Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS                                          |     | -60 |     | dBc  |
|                        |                                                                                  | Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS                                          |     | -49 |     | dBc  |
| ACPR <sub>1xcarr</sub> | ACPR - 1 carrier, LTE 20MHz E-TM1.1 carrier $f_{\text{out}} = 3.5\text{ GHz}$    | Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS                                           |     | -71 |     | dBc  |
|                        |                                                                                  | Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS                                          |     | -65 |     | dBc  |
|                        |                                                                                  | Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS                                          |     | -58 |     | dBc  |
|                        |                                                                                  | Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS                                          |     | -47 |     | dBc  |
| ACPR <sub>1xcarr</sub> | ACPR - 1 carrier, LTE 20MHz E-TM1.1 carrier $f_{\text{out}} = 4.9\text{ GHz}$    | Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS                                           |     | -69 |     | dBc  |
|                        |                                                                                  | Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS                                          |     | -64 |     | dBc  |
|                        |                                                                                  | Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS                                          |     | -58 |     | dBc  |
|                        |                                                                                  | Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , Pout=-13dBFS                                          |     | -47 |     | dBc  |

## 5.5 Transmitter Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; TX Input Rate = 491.52MSPS,  $f_{\text{DAC}} = 11796.48\text{MSPS}$  below 6GHz and  $f_{\text{DAC}} = 9000\text{MSPS}$  above 6GHz; PLL clock mode below 6GHz output frequency and External clock mode above 6GHz output frequency; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB, unless otherwise noted.

| PARAMETER              |                                                                               | TEST CONDITIONS                                                                                                 | MIN | TYP  | MAX | UNIT    |
|------------------------|-------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------|-----|------|-----|---------|
| ACPR <sub>1xcarr</sub> | ACPR - 1 carrier, NR 100MHz E-TM1.1 carrier $f_{\text{out}} = 2.6\text{ GHz}$ | Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $P_{\text{out}}=-13\text{dBFS}$                             |     | -65  |     | dBc     |
|                        |                                                                               | Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $P_{\text{out}}=-13\text{dBFS}$                            |     | -59  |     | dBc     |
|                        |                                                                               | Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $P_{\text{out}}=-13\text{dBFS}$                            |     | -53  |     | dBc     |
|                        |                                                                               | Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $P_{\text{out}}=-13\text{dBFS}$                            |     | -41  |     | dBc     |
| ACPR <sub>1xcarr</sub> | ACPR - 1 carrier, NR 100MHz E-TM1.1 carrier $f_{\text{out}} = 3.5\text{ GHz}$ | Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $P_{\text{out}}=-13\text{dBFS}$                             |     | -63  |     | dBc     |
|                        |                                                                               | Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $P_{\text{out}}=-13\text{dBFS}$                            |     | -56  |     | dBc     |
|                        |                                                                               | Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $P_{\text{out}}=-13\text{dBFS}$                            |     | -49  |     | dBc     |
|                        |                                                                               | Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $P_{\text{out}}=-13\text{dBFS}$                            |     | -38  |     | dBc     |
| ACPR <sub>1xcarr</sub> | ACPR - 1 carrier, NR 100MHz E-TM1.1 carrier $f_{\text{out}} = 4.9\text{ GHz}$ | Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $P_{\text{out}}=-13\text{dBFS}$                             |     | -63  |     | dBc     |
|                        |                                                                               | Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $P_{\text{out}}=-13\text{dBFS}$                            |     | -56  |     | dBc     |
|                        |                                                                               | Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $P_{\text{out}}=-13\text{dBFS}$                            |     | -51  |     | dBc     |
|                        |                                                                               | Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $P_{\text{out}}=-13\text{dBFS}$                            |     | -41  |     | dBc     |
| EVM                    | Error Vector Magnitude, 1x 20MHz E-TM3.1/3.1a, no ref. clock noise            | $F_{\text{out}} = 0.85\text{ GHz}$ , $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $P_{\text{OUT}}=-13\text{dBFS}$   |     | 0.16 |     | %       |
|                        |                                                                               | $F_{\text{out}} = 1.8425\text{ GHz}$ , $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $P_{\text{OUT}}=-13\text{dBFS}$ |     | 0.21 |     | %       |
|                        |                                                                               | $F_{\text{out}} = 2.6\text{ GHz}$ , $f_{\text{DAC}} = 11796.48\text{MSPS}$ , $P_{\text{OUT}}=-13\text{dBFS}$    |     | 0.24 |     | %       |
|                        |                                                                               | $F_{\text{out}} = 3.5\text{ GHz}$ , $P_{\text{OUT}}=-13\text{dBFS}$                                             |     | 0.27 |     | %       |
|                        |                                                                               | $F_{\text{out}} = 4.9\text{ GHz}$ , $P_{\text{OUT}}=-13\text{dBFS}$                                             |     | 0.38 |     | %       |
| NSD <sub>dBFS</sub>    | Noise Spectral Density 20MHz offset $f_{\text{OUT}} = 5\text{ MHz}$           | Atten=0dB, $f_{\text{DAC}} = 6000\text{MSPS}$ , 20Gbps SerDes rate, $P_{\text{out}}=-12\text{dBFS}$             |     | -148 |     | dBFS/Hz |
|                        |                                                                               | Atten=20dB, $f_{\text{DAC}} = 6000\text{MSPS}$ , 20Gbps SerDes rate, $P_{\text{out}}=-12\text{dBFS}$            |     | -143 |     | dBFS/Hz |
|                        |                                                                               | Atten=28dB, $f_{\text{DAC}} = 6000\text{MSPS}$ , 20Gbps SerDes rate, $P_{\text{out}}=-12\text{dBFS}$            |     | -139 |     | dBFS/Hz |
|                        |                                                                               | Atten=39dB, $f_{\text{DAC}} = 6000\text{MSPS}$ , 20Gbps SerDes rate, $P_{\text{out}}=-12\text{dBFS}$            |     | -129 |     | dBFS/Hz |
| NSD <sub>dBFS</sub>    | Noise Spectral Density 20MHz offset $f_{\text{OUT}} = 30\text{ MHz}$          | Atten=0dB, $f_{\text{DAC}} = 6000\text{MSPS}$ , 20Gbps SerDes rate, $P_{\text{out}}=-12\text{dBFS}$             |     | -154 |     | dBFS/Hz |
|                        |                                                                               | Atten=20dB, $f_{\text{DAC}} = 6000\text{MSPS}$ , 20Gbps SerDes rate, $P_{\text{out}}=-12\text{dBFS}$            |     | -146 |     | dBFS/Hz |
|                        |                                                                               | Atten=28dB, $f_{\text{DAC}} = 6000\text{MSPS}$ , 20Gbps SerDes rate, $P_{\text{out}}=-12\text{dBFS}$            |     | -142 |     | dBFS/Hz |
|                        |                                                                               | Atten=39dB, $f_{\text{DAC}} = 6000\text{MSPS}$ , 20Gbps SerDes rate, $P_{\text{out}}=-12\text{dBFS}$            |     | -132 |     | dBFS/Hz |

## 5.5 Transmitter Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; TX Input Rate = 491.52MSPS,  $f_{\text{DAC}} = 11796.48\text{MSPS}$  below 6GHz and  $f_{\text{DAC}} = 9000\text{MSPS}$  above 6GHz; PLL clock mode below 6GHz output frequency and External clock mode above 6GHz output frequency; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB, unless otherwise noted.

| PARAMETER           |                                                                           | TEST CONDITIONS                                                                      | MIN | TYP    | MAX | UNIT        |
|---------------------|---------------------------------------------------------------------------|--------------------------------------------------------------------------------------|-----|--------|-----|-------------|
| NSD <sub>dBFS</sub> | Noise Spectral Density 20MHz offset<br>$f_{\text{OUT}} = 100\text{ MHz}$  | Atten=0dB, $f_{\text{DAC}} = 6000\text{MSPS}$ ,<br>20Gbps SerDes rate, Pout=-12dBFS  |     | -158   |     | dBFS/<br>Hz |
|                     |                                                                           | Atten=20dB, $f_{\text{DAC}} = 6000\text{MSPS}$ ,<br>20Gbps SerDes rate, Pout=-12dBFS |     | -150   |     | dBFS/<br>Hz |
|                     |                                                                           | Atten=28dB, $f_{\text{DAC}} = 6000\text{MSPS}$ ,<br>20Gbps SerDes rate, Pout=-12dBFS |     | -146   |     | dBFS/<br>Hz |
|                     |                                                                           | Atten=39dB, $f_{\text{DAC}} = 6000\text{MSPS}$ ,<br>20Gbps SerDes rate, Pout=-12dBFS |     | -136   |     | dBFS/<br>Hz |
| NSD <sub>dBFS</sub> | Noise Spectral Density 20MHz offset<br>$f_{\text{OUT}} = 400\text{ MHz}$  | Atten=0dB, $f_{\text{DAC}} = 6000\text{MSPS}$ ,<br>20Gbps SerDes rate, Pout=-12dBFS  |     | -160   |     | dBFS/<br>Hz |
|                     |                                                                           | Atten=20dB, $f_{\text{DAC}} = 6000\text{MSPS}$ ,<br>20Gbps SerDes rate, Pout=-12dBFS |     | -153   |     | dBFS/<br>Hz |
|                     |                                                                           | Atten=28dB, $f_{\text{DAC}} = 6000\text{MSPS}$ ,<br>20Gbps SerDes rate, Pout=-12dBFS |     | -150   |     | dBFS/<br>Hz |
|                     |                                                                           | Atten=39dB, $f_{\text{DAC}} = 6000\text{MSPS}$ ,<br>20Gbps SerDes rate, Pout=-12dBFS |     | -139   |     | dBFS/<br>Hz |
| NSD <sub>dBFS</sub> | Noise Spectral Density 20MHz offset<br>$f_{\text{OUT}} = 0.85\text{ GHz}$ | Atten=0dB, $f_{\text{DAC}} = 5898.24\text{MSPS}$ ,<br>Pout=-13dBFS                   |     | -158.8 |     | dBFS/<br>Hz |
|                     |                                                                           | Atten=20dB, $f_{\text{DAC}} = 5898.24\text{MSPS}$ ,<br>Pout=-13dBFS                  |     | -152.7 |     | dBFS/<br>Hz |
|                     |                                                                           | Atten=28dB, $f_{\text{DAC}} = 5898.24\text{MSPS}$ ,<br>Pout=-13dBFS                  |     | -148.7 |     | dBFS/<br>Hz |
|                     |                                                                           | Atten=39dB, $f_{\text{DAC}} = 5898.24\text{MSPS}$ ,<br>Pout=-13dBFS                  |     | -137.9 |     | dBFS/<br>Hz |
| NSD <sub>dBFS</sub> | Noise Spectral Density 20MHz offset<br>$f_{\text{OUT}} = 1.8\text{ GHz}$  | Atten=0dB, $f_{\text{DAC}} = 5898.24\text{MSPS}$ ,<br>Pout=-13dBFS                   |     | -157.9 |     | dBFS/<br>Hz |
|                     |                                                                           | Atten=20dB, $f_{\text{DAC}} = 5898.24\text{MSPS}$ ,<br>Pout=-13dBFS                  |     | -151.3 |     | dBFS/<br>Hz |
|                     |                                                                           | Atten=28dB, $f_{\text{DAC}} = 5898.24\text{MSPS}$ ,<br>Pout=-13dBFS                  |     | -145.6 |     | dBFS/<br>Hz |
|                     |                                                                           | Atten=39dB, $f_{\text{DAC}} = 5898.24\text{MSPS}$ ,<br>Pout=-13dBFS                  |     | -134.8 |     | dBFS/<br>Hz |
| NSD <sub>dBFS</sub> | Noise Spectral Density 20MHz offset<br>$f_{\text{OUT}} = 2.6\text{ GHz}$  | Atten=0dB, $f_{\text{DAC}} = 8847.36\text{MSPS}$ ,<br>Pout=-13dBFS                   |     | -158.3 |     | dBFS/<br>Hz |
|                     |                                                                           | Atten=20dB, $f_{\text{DAC}} = 8847.36\text{MSPS}$ ,<br>Pout=-13dBFS                  |     | -151.6 |     | dBFS/<br>Hz |
|                     |                                                                           | Atten=28dB, $f_{\text{DAC}} = 8847.36\text{MSPS}$ ,<br>Pout=-13dBFS                  |     | -144.9 |     | dBFS/<br>Hz |
|                     |                                                                           | Atten=39dB, $f_{\text{DAC}} = 8847.36\text{MSPS}$ ,<br>Pout=-13dBFS                  |     | -134.0 |     | dBFS/<br>Hz |
| NSD <sub>dBFS</sub> | Noise Spectral Density 20MHz offset<br>$F_{\text{out}} = 3.5\text{ GHz}$  | Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ ,<br>Pout=-13dBFS                  |     | -158.2 |     | dBFS/<br>Hz |
|                     |                                                                           | Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ ,<br>Pout=-13dBFS                 |     | -150.9 |     | dBFS/<br>Hz |
|                     |                                                                           | Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ ,<br>Pout=-13dBFS                 |     | -144.4 |     | dBFS/<br>Hz |
|                     |                                                                           | Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ ,<br>Pout=-13dBFS                 |     | -133.4 |     | dBFS/<br>Hz |

## 5.5 Transmitter Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{A,\text{MAX}} = +110^\circ\text{C}$ ; TX Input Rate = 491.52MSPS,  $f_{\text{DAC}} = 11796.48\text{MSPS}$  below 6GHz and  $f_{\text{DAC}} = 9000\text{MSPS}$  above 6GHz; PLL clock mode below 6GHz output frequency and External clock mode above 6GHz output frequency; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB, unless otherwise noted.

| PARAMETER           |                                                                          | TEST CONDITIONS                                                                                          | MIN | TYP    | MAX | UNIT        |
|---------------------|--------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------|-----|--------|-----|-------------|
| NSD <sub>dBFS</sub> | Noise Spectral Density 20MHz offset<br>$F_{\text{out}} = 4.9\text{ GHz}$ | Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ ,<br>Pout=-13dBFS                                      |     | -154.6 |     | dBFS/<br>Hz |
|                     |                                                                          | Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ ,<br>Pout=-13dBFS                                     |     | -147.0 |     | dBFS/<br>Hz |
|                     |                                                                          | Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ ,<br>Pout=-13dBFS                                     |     | -140.7 |     | dBFS/<br>Hz |
|                     |                                                                          | Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$ ,<br>Pout=-13dBFS                                     |     | -129.9 |     | dBFS/<br>Hz |
| S22                 | Output Return Loss, +/- fc * 10%                                         | with matching                                                                                            |     | -12    |     | dB          |
| Isolation           | Near Channel:<br>1TXOUT to 2TXOUT or 3TXOUT to<br>4TXOUT <sup>(1)</sup>  | $f_{\text{out}} = 10\text{ MHz}$ , $f_{\text{DAC}} = 6000\text{MSPS}$ ,<br>straight mode <sup>(3)</sup>  |     | -96    |     | dB          |
|                     |                                                                          | $f_{\text{out}} = 30\text{ MHz}$ , $f_{\text{DAC}} = 6000\text{MSPS}$ ,<br>straight mode <sup>(3)</sup>  |     | -97    |     | dB          |
|                     |                                                                          | $f_{\text{out}} = 100\text{ MHz}$ , $f_{\text{DAC}} = 6000\text{MSPS}$ ,<br>straight mode <sup>(3)</sup> |     | -102   |     | dB          |
|                     |                                                                          | $f_{\text{out}} = 400\text{ MHz}$ , $f_{\text{DAC}} = 6000\text{MSPS}$ ,<br>straight mode <sup>(4)</sup> |     | -85    |     | dB          |
|                     |                                                                          | $f_{\text{out}} = 900\text{ MHz}$ , $f_{\text{DAC}} = 8847.36\text{MSPS}$ ,<br>straight mode             |     | -80    |     | dB          |
|                     |                                                                          | $f_{\text{out}} = 1850\text{ MHz}$ , $f_{\text{DAC}} =$<br>8847.36MSPS, straight mode                    |     | -77    |     | dB          |
|                     |                                                                          | $f_{\text{out}} = 2600\text{ MHz}$ , $f_{\text{DAC}} =$<br>8847.36MSPS, straight mode                    |     | -64    |     | dB          |
|                     |                                                                          | $f_{\text{out}} = 3500\text{ MHz}$ , $f_{\text{DAC}} =$<br>8847.36MSPS, straight mode                    |     | -61    |     | dB          |
|                     |                                                                          | $f_{\text{out}} = 4900\text{ MHz}$ , $f_{\text{DAC}} =$<br>8847.36MSPS, straight mode                    |     | -60    |     | dB          |
| Isolation           | Far Channel:<br>1/2TXOUT to 3/4TXOUT                                     | $f_{\text{out}} = 10\text{ MHz}$ , $f_{\text{DAC}} = 6000\text{MSPS}$ ,<br>straight mode <sup>(3)</sup>  |     | -104   |     | dB          |
|                     |                                                                          | $f_{\text{out}} = 30\text{ MHz}$ , $f_{\text{DAC}} = 6000\text{MSPS}$ ,<br>straight mode <sup>(3)</sup>  |     | -100   |     | dB          |
|                     |                                                                          | $f_{\text{out}} = 100\text{ MHz}$ , $f_{\text{DAC}} = 6000\text{MSPS}$ ,<br>straight mode <sup>(3)</sup> |     | -105   |     | dB          |
|                     |                                                                          | $f_{\text{out}} = 400\text{ MHz}$ , $f_{\text{DAC}} = 6000\text{MSPS}$ ,<br>straight mode <sup>(4)</sup> |     | -97    |     | dB          |
|                     |                                                                          | $f_{\text{out}} = 900\text{ MHz}$ , $f_{\text{DAC}} = 8847.36\text{MSPS}$ ,<br>straight mode             |     | -90    |     | dB          |
|                     |                                                                          | $f_{\text{out}} = 1850\text{ MHz}$ , $f_{\text{DAC}} =$<br>8847.36MSPS, straight mode                    |     | -91    |     | dB          |
|                     |                                                                          | $f_{\text{out}} = 2600\text{ MHz}$ , $f_{\text{DAC}} =$<br>8847.36MSPS, straight mode                    |     | -93    |     | dB          |
|                     |                                                                          | $f_{\text{out}} = 3500\text{ MHz}$ , $f_{\text{DAC}} =$<br>8847.36MSPS, straight mode                    |     | -94    |     | dB          |
|                     |                                                                          | $f_{\text{out}} = 4900\text{ MHz}$ , $f_{\text{DAC}} =$<br>8847.36MSPS, straight mode                    |     | -83.2  |     | dB          |

## 5.5 Transmitter Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; TX Input Rate = 491.52MSPS,  $f_{\text{DAC}} = 11796.48\text{MSPS}$  below 6GHz and  $f_{\text{DAC}} = 9000\text{MSPS}$  above 6GHz; PLL clock mode below 6GHz output frequency and External clock mode above 6GHz output frequency; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB, unless otherwise noted.

| PARAMETER           |                                                         | TEST CONDITIONS                                                        | MIN | TYP  | MAX | UNIT   |
|---------------------|---------------------------------------------------------|------------------------------------------------------------------------|-----|------|-----|--------|
| PN <sub>TXADD</sub> | Additive Phase Noise External Clock Mode <sup>(5)</sup> | $f_{\text{out}} = 3.7\text{GHz}$ , $f_{\text{OFFSET}} = 100\text{Hz}$  |     | -97  |     | dBc/Hz |
|                     |                                                         | $f_{\text{out}} = 3.7\text{GHz}$ , $f_{\text{OFFSET}} = 1\text{kHz}$   |     | -106 |     | dBc/Hz |
|                     |                                                         | $f_{\text{out}} = 3.7\text{GHz}$ , $f_{\text{OFFSET}} = 10\text{kHz}$  |     | -117 |     | dBc/Hz |
|                     |                                                         | $f_{\text{out}} = 3.7\text{GHz}$ , $f_{\text{OFFSET}} = 100\text{kHz}$ |     | -128 |     | dBc/Hz |
|                     |                                                         | $f_{\text{out}} = 3.7\text{GHz}$ , $f_{\text{OFFSET}} = 1\text{MHz}$   |     | -138 |     | dBc/Hz |
|                     |                                                         | $f_{\text{out}} = 3.7\text{GHz}$ , $f_{\text{OFFSET}} = 10\text{MHz}$  |     | -144 |     | dBc/Hz |

- (1) Measured with differential 100 ohm across TxP/M. The DC bias to 1.8V to each TxP/M at each pin remains and is not removed. Other external components on the TX paths are disconnected.
- (2) After DSA calibration procedure
- (3) measured with 1 $\mu\text{H}$  DC feed inductor
- (4) measured with 0.39 $\mu\text{H}$  DC feed inductor
- (5) Input clock phase noise subtracted.

## 5.6 RF ADC Electrical Characteristics

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; RX Output Rate = 491.52MSPS,  $f_{\text{ADC}} = 2949.12\text{MSPS}$ ; PLL clock mode with  $f_{\text{REF}} = 491.52\text{MHz}$ ; nominal power supplies; DSA Setting = 3dB; SerDes rate = 24.33Gbps; unless otherwise noted.

| PARAMETER              |                                                           | TEST CONDITIONS                                                                                                                    | MIN | TYP   | MAX  | UNIT     |
|------------------------|-----------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------|-----|-------|------|----------|
| ADC <sub>RES</sub>     | ADC resolution                                            |                                                                                                                                    |     | 14    |      | bits     |
| F <sub>RFin</sub>      | RF input frequency range                                  |                                                                                                                                    | 5   |       | 7400 | MHz      |
| P <sub>FS_CW,min</sub> | Min Full scale input power, at device pins <sup>(1)</sup> | $f_{\text{IN}} = 5\text{ MHz}$ , DSA=0dB, $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48    |     | -0.4  |      | dBm      |
|                        |                                                           | $f_{\text{IN}} = 30\text{ MHz}$ , DSA=0dB, $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 30\text{MHz}$ , Decimate by 24   |     | -2.2  |      | dBm      |
|                        |                                                           | $f_{\text{IN}} = 410\text{ MHz}$ , DSA=0dB, $f_{\text{ADC}} = 3000\text{MSPS}$ , $f_{\text{NCO}} = 400\text{MHz}$ , Decimate by 12 |     | -2.5  |      | dBm      |
|                        |                                                           | $f_{\text{IN}} = 830\text{ MHz}$ , DSA=0dB                                                                                         |     | -2.9  |      | dBm      |
|                        |                                                           | $f_{\text{IN}} = 1760\text{ MHz}$ , DSA=0dB                                                                                        |     | -2.8  |      | dBm      |
|                        |                                                           | $f_{\text{IN}} = 2610\text{ MHz}$ , DSA=0dB                                                                                        |     | -1.8  |      | dBm      |
|                        |                                                           | $f_{\text{IN}} = 3610\text{ MHz}$ , DSA=0dB                                                                                        |     | -0.4  |      | dBm      |
|                        |                                                           | $f_{\text{IN}} = 4910\text{ MHz}$ , DSA=0dB                                                                                        |     | 0.1   |      | dBm      |
| R <sub>TERM</sub>      | Input reference impedance                                 |                                                                                                                                    |     | 100.0 |      | $\Omega$ |
| ATT <sub>range</sub>   | DSA Attenuation range                                     |                                                                                                                                    |     | 25.0  |      | dB       |
| ATT <sub>step</sub>    | DSA Attenuation step                                      |                                                                                                                                    |     | 0.5   |      | dB       |
|                        | DSA Attenuation step accuracy                             | $\Delta = G_{\text{att}}(X) - G_{\text{att}}(X-1)$ , $F_{\text{in}} = 3610\text{MHz}$ , after calibration                          |     | 0.1   |      | dB       |
|                        | DSA Gain Steps Phase accuracy any 8dB range               | $F_{\text{in}} = 3610\text{MHz}$ , after calibration                                                                               |     | 0.9   |      | deg      |
|                        | DSA Gain Steps Phase accuracy any 8dB range               | $F_{\text{in}} = 4910\text{MHz}$ , after calibration                                                                               |     | 1.8   |      | deg      |
| G <sub>flat</sub>      | Gain flatness                                             | Measured Over 80MHz BW                                                                                                             |     | 0.2   |      | dB       |
|                        |                                                           | Measured Over 200MHz BW                                                                                                            |     | 0.5   |      | dB       |
|                        |                                                           | Measured Over 400MHz BW                                                                                                            |     | 1.1   |      | dB       |

## 5.6 RF ADC Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{A,\text{MAX}} = +110^\circ\text{C}$ ; RX Output Rate = 491.52MSPS,  $f_{\text{ADC}} = 2949.12\text{MSPS}$ ; PLL clock mode with  $f_{\text{REF}} = 491.52\text{MHz}$ ; nominal power supplies; DSA Setting = 3dB; SerDes rate = 24.33Gbps; unless otherwise noted.

| PARAMETER         |                                                          | TEST CONDITIONS                                                                                                                                           | MIN | TYP    | MAX | UNIT    |
|-------------------|----------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|-----|--------|-----|---------|
| NSD               | Noise Density <sup>(3)</sup><br>(small signal = -30dBFS) | $f_{\text{IN}} = 5\text{ MHz}$ , DSA = 3dB, $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48                         |     | -147.1 |     | dBFS/Hz |
|                   |                                                          | $f_{\text{IN}} = 30\text{ MHz}$ , DSA = 3dB, $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 30\text{MHz}$ , Decimate by 24                        |     | -150.7 |     | dBFS/Hz |
|                   |                                                          | $f_{\text{IN}} = 410\text{ MHz}$ , DSA = 3dB, $f_{\text{ADC}} = 3000\text{MSPS}$ , $f_{\text{NCO}} = 400\text{MHz}$ , Decimate by 24                      |     | -155.4 |     | dBFS/Hz |
|                   |                                                          | $f_{\text{IN}} = 830\text{ MHz}$ , DSA = 3dB                                                                                                              |     | -156.2 |     | dBFS/Hz |
|                   |                                                          | $f_{\text{IN}} = 1760\text{ MHz}$ , DSA = 3dB                                                                                                             |     | -156.0 |     | dBFS/Hz |
|                   |                                                          | $f_{\text{IN}} = 2610\text{ MHz}$ , DSA = 3dB                                                                                                             |     | -155.4 |     | dBFS/Hz |
|                   |                                                          | $f_{\text{IN}} = 3610\text{ MHz}$ , DSA = 3dB                                                                                                             |     | -155.1 |     | dBFS/Hz |
|                   |                                                          | $f_{\text{IN}} = 4910\text{ MHz}$ , DSA = 3dB                                                                                                             |     | -155.1 |     | dBFS/Hz |
|                   |                                                          | $f_{\text{IN}} = 5\text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48, $3 \leq \text{Atten} \leq 22$     |     | -147.8 |     | dBFS/Hz |
|                   |                                                          | $f_{\text{IN}} = 30\text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 30\text{MHz}$ , Decimate by 24, $3 \leq \text{Atten} \leq 22$    |     | -151.5 |     | dBFS/Hz |
|                   |                                                          | $f_{\text{IN}} = 410\text{ MHz}$ , $3 \leq \text{Atten} \leq 22$ , $f_{\text{ADC}} = 3000\text{MSPS}$ , $f_{\text{NCO}} = 400\text{MHz}$ , Decimate by 24 |     | -156.6 |     | dBFS/Hz |
|                   |                                                          | $f_{\text{IN}} = 830\text{ MHz}$ , $3 \leq \text{Atten} \leq 22$                                                                                          |     | -156.0 |     | dBFS/Hz |
|                   |                                                          | $f_{\text{IN}} = 1760\text{ MHz}$ , $3 \leq \text{Atten} \leq 25$                                                                                         |     | -155.8 |     | dBFS/Hz |
|                   |                                                          | $f_{\text{IN}} = 2610\text{ MHz}$ , $3 \leq \text{Atten} \leq 25$                                                                                         |     | -155.7 |     | dBFS/Hz |
|                   |                                                          | $f_{\text{IN}} = 3610\text{ MHz}$ , $3 \leq \text{Atten} \leq 25$                                                                                         |     | -155.4 |     | dBFS/Hz |
|                   |                                                          | $f_{\text{IN}} = 4910\text{ MHz}$ , $3 \leq \text{Atten} \leq 25$                                                                                         |     | -155.8 |     | dBFS/Hz |
| NF <sub>min</sub> | Noise Figure min<br>DSA Atten=0 - 3dB                    | $f_{\text{IN}} = 5\text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48                                    |     | 29.4   |     | dB      |
|                   |                                                          | $f_{\text{IN}} = 30\text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 30\text{MHz}$ , Decimate by 24                                   |     | 24.5   |     | dB      |
|                   |                                                          | $f_{\text{IN}} = 410\text{ MHz}$ , $f_{\text{ADC}} = 3000\text{MSPS}$ , $f_{\text{NCO}} = 400\text{MHz}$ , Decimate by 24                                 |     | 19.3   |     | dB      |
|                   |                                                          | $f_{\text{IN}} = 830\text{ MHz}$                                                                                                                          |     | 19.1   |     | dB      |
|                   |                                                          | $f_{\text{IN}} = 1760\text{ MHz}$                                                                                                                         |     | 19.0   |     | dB      |
|                   |                                                          | $f_{\text{IN}} = 2610\text{ MHz}$                                                                                                                         |     | 20.9   |     | dB      |
|                   |                                                          | $f_{\text{IN}} = 3610\text{ MHz}$                                                                                                                         |     | 22.8   |     | dB      |
|                   |                                                          | $f_{\text{IN}} = 4910\text{ MHz}$                                                                                                                         |     | 22.4   |     | dB      |

## 5.6 RF ADC Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; RX Output Rate = 491.52MSPS,  $f_{\text{ADC}} = 2949.12\text{MSPS}$ ; PLL clock mode with  $f_{\text{REF}} = 491.52\text{MHz}$ ; nominal power supplies; DSA Setting = 3dB; SerDes rate = 24.33Gbps; unless otherwise noted.

| PARAMETER         |                                                                                                          | TEST CONDITIONS                                                                                                                              | MIN | TYP  | MAX | UNIT |
|-------------------|----------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------|-----|------|-----|------|
| NF                | Noise Figure <sup>(4)</sup><br>DSA Atten=4dB                                                             | $f_{\text{IN}} = 5\text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48                       |     | 30.6 |     | dB   |
|                   |                                                                                                          | $f_{\text{IN}} = 30\text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 30\text{MHz}$ , Decimate by 24                      |     | 25.1 |     | dB   |
|                   |                                                                                                          | $f_{\text{IN}} = 410\text{ MHz}$ , $f_{\text{ADC}} = 3000\text{MSPS}$ , $f_{\text{NCO}} = 400\text{MHz}$ , Decimate by 24                    |     | 20.1 |     | dB   |
|                   |                                                                                                          | $f_{\text{IN}} = 830\text{ MHz}$                                                                                                             |     | 20.0 |     | dB   |
|                   |                                                                                                          | $f_{\text{IN}} = 1760\text{ MHz}$                                                                                                            |     | 20.6 |     | dB   |
|                   |                                                                                                          | $f_{\text{IN}} = 2610\text{ MHz}$                                                                                                            |     | 21.9 |     | dB   |
|                   |                                                                                                          | $f_{\text{IN}} = 3610\text{ MHz}$                                                                                                            |     | 23.5 |     | dB   |
|                   |                                                                                                          | $f_{\text{IN}} = 4910\text{ MHz}$                                                                                                            |     | 22.3 |     | dB   |
| NF <sub>max</sub> | Noise Figure<br>DSA Atten=20dB                                                                           | $f_{\text{IN}} = 5\text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48                       |     | 45.9 |     | dB   |
|                   |                                                                                                          | $f_{\text{IN}} = 30\text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 30\text{MHz}$ , Decimate by 24                      |     | 40.2 |     | dB   |
|                   |                                                                                                          | $f_{\text{IN}} = 410\text{ MHz}$ , $f_{\text{ADC}} = 3000\text{MSPS}$ , $f_{\text{NCO}} = 400\text{MHz}$ , Decimate by 24                    |     | 35.0 |     | dB   |
|                   |                                                                                                          | $f_{\text{IN}} = 830\text{ MHz}$                                                                                                             |     | 34.7 |     | dB   |
|                   |                                                                                                          | $f_{\text{IN}} = 1760\text{ MHz}$                                                                                                            |     | 35.2 |     | dB   |
|                   |                                                                                                          | $f_{\text{IN}} = 2610\text{ MHz}$                                                                                                            |     | 36.0 |     | dB   |
|                   |                                                                                                          | $f_{\text{IN}} = 3610\text{ MHz}$                                                                                                            |     | 37.3 |     | dB   |
|                   |                                                                                                          | $f_{\text{IN}} = 4910\text{ MHz}$                                                                                                            |     | 37.6 |     | dB   |
| IMD3              | 3 <sup>rd</sup> order intermodulation 2 tones at at $f_{\text{IN}} \pm 10\text{MHz}$<br>-7dBFS each tone | $f_{\text{IN}} = 30 \pm 1\text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 30\text{MHz}$ , Decimate by 24                |     | -82  |     | dBc  |
|                   |                                                                                                          | $f_{\text{IN}} = 400\text{MHz}$ and $405\text{MHz}$ , $f_{\text{ADC}} = 3000\text{MSPS}$ , $f_{\text{NCO}} = 400\text{MHz}$ , Decimate by 24 |     | -75  |     | dBc  |
|                   |                                                                                                          | $f_{\text{IN}} = 840\text{ MHz}$                                                                                                             |     | -82  |     | dBc  |
|                   |                                                                                                          | $f_{\text{IN}} = 1770\text{ MHz}$                                                                                                            |     | -84  |     | dBc  |
|                   |                                                                                                          | $f_{\text{IN}} = 2610\text{ MHz}$                                                                                                            |     | -74  |     | dBc  |
|                   |                                                                                                          | $f_{\text{IN}} = 3610\text{ MHz}$                                                                                                            |     | -77  |     | dBc  |
|                   |                                                                                                          | $f_{\text{IN}} = 4920\text{ MHz}$                                                                                                            |     | -76  |     | dBc  |
| SFDR              | Spurious Free Dynamic Range within output bandwidth, $A_{\text{IN}} = -3\text{ dBFS}$                    | $f_{\text{IN}} = 5\text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48                       |     | 78   |     | dBFS |
|                   |                                                                                                          | $f_{\text{IN}} = 30\text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 30\text{MHz}$ , Decimate by 24                      |     | 100  |     | dBFS |
|                   |                                                                                                          | $f_{\text{IN}} = 410\text{ MHz}$ , $f_{\text{ADC}} = 3000\text{MSPS}$ , $f_{\text{NCO}} = 400\text{MHz}$ , Decimate by 24                    |     | 94   |     | dBFS |
|                   |                                                                                                          | $f_{\text{IN}} = 830\text{ MHz}$                                                                                                             |     | 88   |     | dBFS |
|                   |                                                                                                          | $f_{\text{IN}} = 1760\text{ MHz}$                                                                                                            |     | 81   |     | dBFS |
|                   |                                                                                                          | $f_{\text{IN}} = 2610\text{ MHz}$                                                                                                            |     | 88   |     | dBFS |
|                   |                                                                                                          | $f_{\text{IN}} = 3610\text{ MHz}$                                                                                                            |     | 84   |     | dBFS |
|                   |                                                                                                          | $f_{\text{IN}} = 4910\text{ MHz}$                                                                                                            |     | 79   |     | dBFS |

## 5.6 RF ADC Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{A,\text{MAX}} = +110^\circ\text{C}$ ; RX Output Rate = 491.52MSPS,  $f_{\text{ADC}} = 2949.12\text{MSPS}$ ; PLL clock mode with  $f_{\text{REF}} = 491.52\text{MHz}$ ; nominal power supplies; DSA Setting = 3dB; SerDes rate = 24.33Gbps; unless otherwise noted.

| PARAMETER |                                                                    | TEST CONDITIONS                                                                                                            | MIN | TYP | MAX | UNIT |
|-----------|--------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------|-----|-----|-----|------|
| HD2       | 2nd Harmonic Distortion<br>$A_{\text{IN}} = -3 \text{ dBFS}^{(2)}$ | $f_{\text{IN}} = 5 \text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48    |     | -84 |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 30 \text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , Bypass Mode (TI only test mode)                    |     | -91 |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 410 \text{ MHz}$ , $f_{\text{ADC}} = 3000\text{MSPS}$ , Bypass Mode (TI only test mode)                   |     | -90 |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 830 \text{ MHz}$                                                                                          |     | -86 |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 1760 \text{ MHz}$                                                                                         |     | -90 |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 2610 \text{ MHz}$                                                                                         |     | -88 |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 3610 \text{ MHz}$                                                                                         |     | -87 |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 4910 \text{ MHz}$                                                                                         |     | -84 |     | dBFS |
| HD3       | 3rd Harmonic Distortion<br>$A_{\text{IN}} = -3 \text{ dBFS}$       | $f_{\text{IN}} = 5 \text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48    |     | -78 |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 30 \text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , Bypass Mode (TI only test mode)                    |     | -96 |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 410 \text{ MHz}$ , $f_{\text{ADC}} = 3000\text{MSPS}$ , Bypass Mode (TI only test mode)                   |     | -94 |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 830 \text{ MHz}$                                                                                          |     | -80 |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 1760 \text{ MHz}$                                                                                         |     | -85 |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 2610 \text{ MHz}$                                                                                         |     | -86 |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 3610 \text{ MHz}$                                                                                         |     | -78 |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 4910 \text{ MHz}$                                                                                         |     | -75 |     | dBFS |
| HDn, n>3  | SFDR excl. HD2 and HD3<br>$A_{\text{IN}} = -3 \text{ dBFS}$        | $f_{\text{IN}} = 5 \text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48    |     | -94 |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 30 \text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 30\text{MHz}$ , Decimate by 24   |     | -94 |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 410 \text{ MHz}$ , $f_{\text{ADC}} = 3000\text{MSPS}$ , $f_{\text{NCO}} = 400\text{MHz}$ , Decimate by 24 |     | -94 |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 830 \text{ MHz}$                                                                                          |     | -88 |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 1760 \text{ MHz}$                                                                                         |     | -81 |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 2610 \text{ MHz}$                                                                                         |     | -88 |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 3610 \text{ MHz}$                                                                                         |     | -84 |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 4910 \text{ MHz}$                                                                                         |     | -82 |     | dBFS |
| SFDR      | Spurious Free Dynamic Range<br>$A_{\text{IN}} = -13 \text{ dBFS}$  | $f_{\text{IN}} = 5 \text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48    |     | 101 |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 30 \text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 30\text{MHz}$ , Decimate by 24   |     | 105 |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 410 \text{ MHz}$ , $f_{\text{ADC}} = 3000\text{MSPS}$ , $f_{\text{NCO}} = 400\text{MHz}$ , Decimate by 24 |     | 95  |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 830 \text{ MHz}$                                                                                          |     | 89  |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 1760 \text{ MHz}$                                                                                         |     | 89  |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 2610 \text{ MHz}$                                                                                         |     | 95  |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 3610 \text{ MHz}$                                                                                         |     | 87  |     | dBFS |
|           |                                                                    | $f_{\text{IN}} = 4910 \text{ MHz}$                                                                                         |     | 90  |     | dBFS |

## 5.6 RF ADC Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{A,\text{MAX}} = +110^\circ\text{C}$ ; RX Output Rate = 491.52MSPS,  $f_{\text{ADC}} = 2949.12\text{MSPS}$ ; PLL clock mode with  $f_{\text{REF}} = 491.52\text{MHz}$ ; nominal power supplies; DSA Setting = 3dB; SerDes rate = 24.33Gbps; unless otherwise noted.

| PARAMETER          |                                                                             | TEST CONDITIONS                                                                                                           | MIN | TYP  | MAX | UNIT |
|--------------------|-----------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------|-----|------|-----|------|
| HD2                | 2nd Harmonic Distortion <sup>(2)</sup><br>$A_{\text{IN}} = -13\text{ dBFS}$ | $f_{\text{IN}} = 5\text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48    |     | -104 |     | dBFS |
|                    |                                                                             | $f_{\text{IN}} = 30\text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , Bypass Mode (TI only test mode)                    |     | -91  |     | dBFS |
|                    |                                                                             | $f_{\text{IN}} = 410\text{ MHz}$ , $f_{\text{ADC}} = 3000\text{MSPS}$ , Bypass Mode (TI only test mode)                   |     | -104 |     | dBFS |
|                    |                                                                             | $f_{\text{IN}} = 830\text{ MHz}$ , with board trim                                                                        |     | -79  |     | dBFS |
|                    |                                                                             | $f_{\text{IN}} = 1760\text{ MHz}$ , with board trim                                                                       |     | -102 |     | dBFS |
|                    |                                                                             | $f_{\text{IN}} = 2610\text{ MHz}$ , with board trim                                                                       |     | -100 |     | dBFS |
|                    |                                                                             | $f_{\text{IN}} = 3610\text{ MHz}$ , with board trim                                                                       |     | -101 |     | dBFS |
|                    |                                                                             | $f_{\text{IN}} = 4910\text{ MHz}$ , with board trim                                                                       |     | -99  |     | dBFS |
| HD3                | 3rd Harmonic Distortion<br>$A_{\text{IN}} = -13\text{ dBFS}$                | $f_{\text{IN}} = 5\text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48    |     | -103 |     | dBFS |
|                    |                                                                             | $f_{\text{IN}} = 30\text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , Bypass Mode (TI only test mode)                    |     | -84  |     | dBFS |
|                    |                                                                             | $f_{\text{IN}} = 381\text{ MHz}$ , $f_{\text{ADC}} = 3000\text{MSPS}$ , Bypass Mode (TI only test mode)                   |     | -91  |     | dBFS |
|                    |                                                                             | $f_{\text{IN}} = 830\text{ MHz}$                                                                                          |     | -95  |     | dBFS |
|                    |                                                                             | $f_{\text{IN}} = 1760\text{ MHz}$                                                                                         |     | -95  |     | dBFS |
|                    |                                                                             | $f_{\text{IN}} = 2610\text{ MHz}$                                                                                         |     | -98  |     | dBFS |
|                    |                                                                             | $f_{\text{IN}} = 3610\text{ MHz}$                                                                                         |     | -97  |     | dBFS |
|                    |                                                                             | $f_{\text{IN}} = 4910\text{ MHz}$                                                                                         |     | -94  |     | dBFS |
| HDn, n>3           | SFDR excl. HD2 and HD3<br>$A_{\text{IN}} = -13\text{ dBFS}$                 | $f_{\text{IN}} = 5\text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48    |     | -104 |     | dBFS |
|                    |                                                                             | $f_{\text{IN}} = 30\text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 30\text{MHz}$ , Decimate by 24   |     | -105 |     | dBFS |
|                    |                                                                             | $f_{\text{IN}} = 410\text{ MHz}$ , $f_{\text{ADC}} = 3000\text{MSPS}$ , $f_{\text{NCO}} = 400\text{MHz}$ , Decimate by 24 |     | -95  |     | dBFS |
|                    |                                                                             | $f_{\text{IN}} = 830\text{ MHz}$                                                                                          |     | -89  |     | dBFS |
|                    |                                                                             | $f_{\text{IN}} = 1760\text{ MHz}$                                                                                         |     | -89  |     | dBFS |
|                    |                                                                             | $f_{\text{IN}} = 2610\text{ MHz}$                                                                                         |     | -95  |     | dBFS |
|                    |                                                                             | $f_{\text{IN}} = 3610\text{ MHz}$                                                                                         |     | -90  |     | dBFS |
|                    |                                                                             | $f_{\text{IN}} = 4910\text{ MHz}$                                                                                         |     | -90  |     | dBFS |
| RX-RX/FB Isolation | Near Channel:<br>1RXIN to 2RXIN<br>3RXIN to 4RXIN                           | $f_{\text{IN}} = 5\text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48    |     | -98  |     | dB   |
|                    |                                                                             | $f_{\text{IN}} = 30\text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 30\text{MHz}$ , Decimate by 24   |     | -98  |     | dB   |
|                    |                                                                             | $f_{\text{IN}} = 400\text{ MHz}$                                                                                          |     | -88  |     | dB   |
|                    |                                                                             | $f_{\text{IN}} = 830\text{ MHz}$                                                                                          |     | -77  |     | dB   |
|                    |                                                                             | $f_{\text{IN}} = 1760\text{ MHz}$                                                                                         |     | -71  |     | dB   |
|                    |                                                                             | $f_{\text{IN}} = 2610\text{ MHz}$                                                                                         |     | -74  |     | dB   |
|                    |                                                                             | $f_{\text{IN}} = 3610\text{ MHz}$                                                                                         |     | -77  |     | dB   |
|                    |                                                                             | $f_{\text{IN}} = 4910\text{ MHz}$                                                                                         |     | -65  |     | dB   |

## 5.6 RF ADC Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; RX Output Rate = 491.52MSPS,  $f_{\text{ADC}} = 2949.12\text{MSPS}$ ; PLL clock mode with  $f_{\text{REF}} = 491.52\text{MHz}$ ; nominal power supplies; DSA Setting = 3dB; SerDes rate = 24.33Gbps; unless otherwise noted.

| PARAMETER       |                                    | TEST CONDITIONS                                                                                                         | MIN | TYP  | MAX | UNIT |
|-----------------|------------------------------------|-------------------------------------------------------------------------------------------------------------------------|-----|------|-----|------|
| TX-RX Isolation | 1TXOUT to 1RXIN<br>3TXOUT to 2RXIN | $f_{\text{IN}} = 5\text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 17\text{MHz}$ , Decimate by 48  |     | -105 |     | dB   |
|                 |                                    | $f_{\text{IN}} = 30\text{ MHz}$ , $f_{\text{ADC}} = 1500\text{MSPS}$ , $f_{\text{NCO}} = 30\text{MHz}$ , Decimate by 24 |     | -101 |     | dB   |
|                 |                                    | $f_{\text{IN}} = 400\text{ MHz}$                                                                                        |     | -99  |     | dB   |
|                 |                                    | $f_{\text{IN}} = 830\text{ MHz}$                                                                                        |     | -86  |     | dB   |
|                 |                                    | $f_{\text{IN}} = 1760\text{ MHz}$                                                                                       |     | -87  |     | dB   |
|                 |                                    | $f_{\text{IN}} = 2610\text{ MHz}$                                                                                       |     | -84  |     | dB   |
|                 |                                    | $f_{\text{IN}} = 3610\text{ MHz}$                                                                                       |     | -82  |     | dB   |
|                 |                                    | $f_{\text{IN}} = 4910\text{ MHz}$                                                                                       |     | -82  |     | dB   |

- (1) The input fullscale at minimum attenuation can be reduce by adding a digital gain range to the DSA, extending the useful range of the DSA. The noise figure remains constant over the digital gain range.
- (2) After HD2 trim on specific printed circuit board.
- (3) From DSA = 3dB down to 0dB, NSD increases 1dB per DSA dB
- (4) NF increase 1dB per DSA 1dB above DSA = 3dB

## 5.7 PLL/VCO/Clock Electrical Characteristics

Typical values at  $T_A = +25^{\circ}\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^{\circ}\text{C}$  to  $T_{J,\text{MAX}} = +110^{\circ}\text{C}$ ; Reference clock input frequency 491.52MHz (unless otherwise noted),  $f_{\text{DAC}} = f_{\text{VCO}}$ ,  $f_{\text{OUT}} = f_{\text{DAC}}/4$ , normalized to  $f_{\text{VCO}}$ .

| PARAMETER                      |                                                                                                       | TEST CONDITIONS                                          | MIN    | TYP                   | MAX     | UNIT    |
|--------------------------------|-------------------------------------------------------------------------------------------------------|----------------------------------------------------------|--------|-----------------------|---------|---------|
| $f_{\text{VCO1}}$              | VCO1 min frequency                                                                                    |                                                          |        |                       | 7.2     | GHz     |
|                                | VCO1 max frequency                                                                                    |                                                          | 7.68   |                       |         | GHz     |
| $f_{\text{VCO2}}$              | VCO2 min frequency                                                                                    |                                                          |        |                       | 8.848   | GHz     |
|                                | VCO2 max frequency                                                                                    |                                                          | 9.216  |                       |         | GHz     |
| $f_{\text{VCO3}}$              | VCO3 min frequency                                                                                    |                                                          |        |                       | 9.8304  | GHz     |
|                                | VCO3 max frequency                                                                                    |                                                          | 10.24  |                       |         | GHz     |
| $f_{\text{VCO4}}$              | VCO4 min frequency                                                                                    |                                                          |        |                       | 11.7965 | GHz     |
|                                | VCO4 max frequency                                                                                    |                                                          | 12.288 |                       |         | GHz     |
| $\text{DIV}_{\text{DAC}}$      | DAC sample rate divider                                                                               |                                                          |        | 1, 2 or 3             |         |         |
| $\text{DIV}_{\text{RXADC}}$    | ADC sample rate divider                                                                               |                                                          |        | 1, 2, 3,<br>4, 6 or 8 |         |         |
| $\text{PN}_{\text{VCO}}$       | Closed Loop Phase Noise $F_{\text{PLL}} = 11.79848 \text{ GHz}$ $F_{\text{REF}} = 491.52 \text{ MHz}$ | 600kHz                                                   |        | -113                  |         | dBc/Hz  |
|                                |                                                                                                       | 800kHz                                                   |        | -116                  |         | dBc/Hz  |
|                                |                                                                                                       | 1MHz                                                     |        | -119                  |         | dBc/Hz  |
|                                |                                                                                                       | 1.8MHz                                                   |        | -125                  |         | dBc/Hz  |
|                                |                                                                                                       | 5MHz                                                     |        | -133                  |         | dBc/Hz  |
|                                |                                                                                                       | 50MHz                                                    |        | -141                  |         | dBc/Hz  |
|                                | Closed Loop Phase Noise $F_{\text{PLL}} = 8.84736 \text{ GHz}$ $F_{\text{REF}} = 491.52 \text{ MHz}$  | 600kHz                                                   |        | -114                  |         | dBc/Hz  |
|                                |                                                                                                       | 800kHz                                                   |        | -118                  |         | dBc/Hz  |
|                                |                                                                                                       | 1MHz                                                     |        | -120                  |         | dBc/Hz  |
|                                |                                                                                                       | 1.8MHz                                                   |        | -127                  |         | dBc/Hz  |
|                                |                                                                                                       | 5MHz                                                     |        | -135                  |         | dBc/Hz  |
|                                |                                                                                                       | 50MHz                                                    |        | -142                  |         | dBc/Hz  |
|                                | Closed Loop Phase Noise $F_{\text{PLL}} = 9.8403 \text{ GHz}$ $F_{\text{REF}} = 491.52 \text{ MHz}$   | 600kHz                                                   |        | -113                  |         | dBc/Hz  |
|                                |                                                                                                       | 800kHz                                                   |        | -116                  |         | dBc/Hz  |
|                                |                                                                                                       | 1MHz                                                     |        | -119                  |         | dBc/Hz  |
|                                |                                                                                                       | 1.8MHz                                                   |        | -125                  |         | dBc/Hz  |
|                                |                                                                                                       | 5MHz                                                     |        | -134                  |         | dBc/Hz  |
|                                |                                                                                                       | 50MHz                                                    |        | -140                  |         | dBc/Hz  |
|                                | Closed Loop Phase Noise $F_{\text{PLL}} = 7.86432 \text{ GHz}$ $F_{\text{REF}} = 491.52 \text{ MHz}$  | 600kHz                                                   |        | -116                  |         | dBc/Hz  |
|                                |                                                                                                       | 800kHz                                                   |        | -119                  |         | dBc/Hz  |
|                                |                                                                                                       | 1MHz                                                     |        | -122                  |         | dBc/Hz  |
|                                |                                                                                                       | 1.8MHz                                                   |        | -127                  |         | dBc/Hz  |
|                                |                                                                                                       | 5MHz                                                     |        | -136                  |         | dBc/Hz  |
|                                |                                                                                                       | 50MHz                                                    |        | -143                  |         | dBc/Hz  |
| $F_{\text{rms}}$               | Clock PLL integrated phase error <sup>(1)</sup>                                                       | $f_{\text{PLL}} = 11.79848 \text{ GHz}$ , [1KHz, 100MHz] |        | -43.4                 |         | dBc/Hz  |
|                                |                                                                                                       | $f_{\text{PLL}} = 8.8536 \text{ GHz}$ , [1KHz, 100MHz]   |        | -47.6                 |         | dBc/Hz  |
|                                |                                                                                                       | $f_{\text{PLL}} = 9.8304 \text{ GHz}$ , [1KHz, 100MHz]   |        | -46.2                 |         | dBc/Hz  |
| $f_{\text{PFD}}$               | PFD frequency                                                                                         |                                                          | 100    |                       | 500     | MHz     |
| $\text{PN}_{\text{pll\_flat}}$ | Normalized PLL flat Noise                                                                             | $f_{\text{VCO}} = 11796.48 \text{ MHz}$                  |        | -226.5                |         | dBc/Hz  |
| $F_{\text{REF}}$               | Input Clock frequency                                                                                 |                                                          | 0.1    |                       | 12      | GHz     |
| $V_{\text{SS}}$                | Input Clock level                                                                                     |                                                          | 0.6    |                       | 1.8     | Vppdiff |

## 5.7 PLL/VCO/Clock Electrical Characteristics (continued)

Typical values at TA = +25°C, full temperature range is T<sub>A,MIN</sub> = -40°C to T<sub>J,MAX</sub> = +110°C; Reference clock input frequency 491.52MHz (unless otherwise noted), f<sub>DAC</sub> = f<sub>VCO</sub>, f<sub>OUT</sub> = f<sub>DAC</sub>/4, normalized to f<sub>VCO</sub>.

| PARAMETER |                                       | TEST CONDITIONS      | MIN | TYP                    | MAX | UNIT |
|-----------|---------------------------------------|----------------------|-----|------------------------|-----|------|
| Coupling  |                                       |                      |     | AC<br>Coupling<br>Only |     |      |
|           | REFCLK input impedance <sup>(2)</sup> | Parallel resistance  |     | 100                    |     | Ω    |
|           |                                       | Parallel capacitance |     | 0.5                    |     | pF   |

- (1) Single Sideband, not including the reference clock contribution  
 (2) Refer to S11 data available from TI for impedance vs frequency

## 5.8 Digital Electrical Characteristics

Typical values at TA = +25°C, full temperature range is T<sub>A,MIN</sub> = -40°C to T<sub>J,MAX</sub> = +110°C (unless otherwise noted)

| PARAMETER                                                                                |                                                         | TEST CONDITIONS           | MIN                | TYP                | MAX   | UNIT                   |
|------------------------------------------------------------------------------------------|---------------------------------------------------------|---------------------------|--------------------|--------------------|-------|------------------------|
| <b>CML SerDes Inputs [8:1]SRX+/-</b>                                                     |                                                         |                           |                    |                    |       |                        |
| V <sub>SRDIFF</sub>                                                                      | SerDes Receiver Input Amplitude                         | differential              | 100                |                    | 1200  | mVpp                   |
| V <sub>SRCOM</sub>                                                                       | SerDes Input Common Mode                                |                           |                    | 400                |       | mV                     |
| Z <sub>SRdiff</sub>                                                                      | SerDes Internal Differential Termination <sup>(1)</sup> |                           |                    | 100                |       | Ω                      |
| F <sub>SerDes</sub>                                                                      | SerDes Bit Rate                                         | Full rate mode            | 19                 |                    | 29.5  | Gbps                   |
|                                                                                          |                                                         | Half rate mode            | 9.5                |                    | 16.25 | Gbps                   |
|                                                                                          |                                                         | Quarter rate mode         | 4.75               |                    | 8.125 | Gbps                   |
|                                                                                          | Insertion Loss Tolerance <sup>(2)</sup>                 | Serdes supply = 1.8V      |                    | 25                 |       | dB                     |
| TJ                                                                                       | Total Jitter Tolerance                                  |                           |                    |                    | 0.42  | UI                     |
| <b>CML SerDes Outputs [8:1]STX+/-</b>                                                    |                                                         |                           |                    |                    |       |                        |
| V <sub>STDIFF</sub>                                                                      | SerDes Transmitter Output Amplitude                     | differential              | 500                |                    | 1000  | mVpp                   |
| V <sub>STCOM</sub>                                                                       | SerDes Output Common Mode                               |                           | 0.4                | 0.45               | 0.55  | V                      |
| Z <sub>STdiff</sub>                                                                      | SerDes Output Impedance                                 |                           |                    | 100                |       | Ω                      |
| TRF                                                                                      | Output rise and fall time                               | 20-80%                    | 8                  |                    |       | ps                     |
| TEQS                                                                                     | Equalization range                                      |                           |                    |                    | 7     | dB                     |
| TTJ                                                                                      | Output total jitter                                     |                           |                    |                    | 0.21  | UI                     |
| <b>CMOS I/O: GPIO{B/C/D/E}x, SPICLK, SPISDIO, SPISDO, SPISEN, RESETZ, BISTB0, BISTB1</b> |                                                         |                           |                    |                    |       |                        |
| V <sub>IH</sub>                                                                          | High-Level Input Voltage                                |                           | 0.6×VDD1<br>P8GPIO |                    |       | V                      |
| V <sub>IL</sub>                                                                          | Low-Level Input Voltage                                 |                           |                    | 0.4×VDD1<br>P8GPIO |       | V                      |
| I <sub>IH</sub>                                                                          | High-Level Input Current                                |                           | -250               |                    | 250   | μA                     |
| I <sub>IL</sub>                                                                          | Low-Level Input Current                                 |                           | -250               |                    | 250   | μA                     |
| C <sub>L</sub>                                                                           | CMOS input capacitance                                  |                           |                    | 2                  |       | pF                     |
| V <sub>OH</sub>                                                                          | High-Level Input Voltage                                |                           | VDD1P8G<br>PIO-0.2 |                    |       | V                      |
| V <sub>OL</sub>                                                                          | Low-Level Input Voltage                                 |                           |                    |                    | 0.2   | V                      |
| <b>Differential Inputs: SYSREF+/- Mode A</b>                                             |                                                         |                           |                    |                    |       |                        |
| F <sub>SYSREFMAX</sub>                                                                   | SYSREF Input Frequency Maximum                          |                           |                    | 40                 |       | MHz                    |
| V <sub>SWINGSRMAX</sub>                                                                  | SYSREF Input Swing Maximum                              |                           |                    | 1.8                |       | Vppdiff <sup>(3)</sup> |
| V <sub>SWINGSRMIN</sub>                                                                  | SYSREF Input Swing Minimum                              | f <sub>REF</sub> < 500MHz |                    | 0.3                |       | Vppdiff <sup>(3)</sup> |
| V <sub>SWINGSRMIN</sub>                                                                  | SYSREF Input Swing Minimum                              | f <sub>REF</sub> > 500MHz |                    | 0.6                |       | Vppdiff <sup>(3)</sup> |
| V <sub>COMSRMAX</sub>                                                                    | SYSREF Input Common Mode Voltage Maximum                |                           |                    | 0.8                |       | V                      |
| V <sub>COMSRMIN</sub>                                                                    | SYSREF Input Common Mode Voltage Minimum                |                           |                    | 0.6                |       | V                      |
| Z <sub>T</sub>                                                                           | Input termination                                       | differential              |                    | 100 <sup>(1)</sup> |       | Ω                      |
| C <sub>L</sub>                                                                           | Input capacitance                                       | Each pin to GND           |                    | 0.5                |       | pF                     |
| <b>LVDS Inputs: 0SYNCIN+/- and 1SYNCIN+/-</b>                                            |                                                         |                           |                    |                    |       |                        |
| V <sub>ICOM</sub>                                                                        | Input Common Voltage                                    |                           |                    | 1.2                |       | V                      |
| V <sub>ID</sub>                                                                          | Differential Input Voltage swing                        |                           |                    | 450                |       | Vppdiff <sup>(3)</sup> |
| Z <sub>T</sub>                                                                           | Input termination                                       | differential              |                    | 100                |       | Ω                      |
| <b>LVDS Outputs: 0SYNCOUT+/- and 1SYNCOUT+/-</b>                                         |                                                         |                           |                    |                    |       |                        |
| V <sub>OCOM</sub>                                                                        | Output Common Voltage                                   |                           |                    | 1.2                |       | V                      |

## 5.8 Digital Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$  (unless otherwise noted)

| PARAMETER |                                   | TEST CONDITIONS | MIN | TYP | MAX | UNIT               |
|-----------|-----------------------------------|-----------------|-----|-----|-----|--------------------|
| $V_{OD}$  | Differential Output Voltage swing |                 |     | 500 |     | $V_{ppdiff}^{(3)}$ |
| $Z_T$     | Internal Termination              |                 |     | 100 |     | $\Omega$           |

- (1) SYSREF termination is programmable between 100 $\Omega$ , 150 $\Omega$  and 300 $\Omega$
- (2) Loss tolerance is bump to bump from STX to SRX
- (3)  $V_{ppdiff}$  is the difference between the maximum differential voltage (positive value) and minimum differential voltage (negative value).

## 5.9 Power Supply Electrical Characteristics

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; TX Input Rate = 500MSPS, RX Output Rate = 500MSPS,  $f_{\text{DAC}} = 9000\text{MSPS}$  interleave mode;  $f_{\text{ADC}} = 3000\text{MSPS}$ ; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB; SerDes rate = 20Gbps; unless otherwise noted.

| PARAMETER           |                                                                                                        | TEST CONDITIONS                                                                                                                                                                                                                                                                                                              | MIN | TYP  | MAX | UNIT |
|---------------------|--------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|------|-----|------|
| $I_{\text{VDD1P8}}$ | Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX                                                               | Mode 1: 4T4R - TDD with TX 75%, RX 25%<br>TX Dual Band: 72x Int, TX Rate 125 MSPS<br>RX Dual Band: 24x Dec, RX Rate 125 MSPS<br>$f_{\text{DAC}} = 9000\text{MSPS}$ , $f_{\text{OUT}}=f_{\text{IN}} = 1.9, 2.6\text{ GHz}$<br>$f_{\text{ADC}} = 3000\text{MSPS}$<br>JESD: 8/10 coding, 20Gbps<br>TX: 2-16-16-1, RX: 2-16-16-1 |     | 588  |     | mA   |
|                     | Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8                                |                                                                                                                                                                                                                                                                                                                              |     | 439  |     | mA   |
|                     | Group 3C: VDD1P8PLL + VDD1P8PLLCO                                                                      |                                                                                                                                                                                                                                                                                                                              |     | 74   |     | mA   |
| $I_{\text{VDD1P2}}$ | Group 2: VDD1P2FB + VDD1P2RX + VDD1P2TXCLK + VDD1P2TXENC + VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF |                                                                                                                                                                                                                                                                                                                              |     | 1191 |     | mA   |
| $I_{\text{VDD0P9}}$ | Group 1A: DVDD0P9 + VDDT0P9                                                                            |                                                                                                                                                                                                                                                                                                                              |     | 1928 |     | mA   |
| $P_{\text{diss}}$   | Power Dissipation                                                                                      |                                                                                                                                                                                                                                                                                                                              |     | 5196 |     | mW   |
| $I_{\text{VDD1P8}}$ | Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX                                                               | Mode 2: 4T4R - FDD<br>TX Dual Band: 96x Int, TX Rate 125 MSPS<br>RX Dual Band: RX 24x, RX Rate 125 MSPS<br>$f_{\text{DAC}} = 12\text{ GSPS}$ , $f_{\text{TX}} = 1.85\text{ GHz}$<br>$f_{\text{ADC}} = 3\text{ GSPS}$ , $f_{\text{RX}} = 1.75\text{ GHz}$<br>JESD: 8/10 coding, 20Gbps<br>TX: 2-16-16-1, RX: 2-16-16-1        |     | 1146 |     | mA   |
|                     | Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8                                |                                                                                                                                                                                                                                                                                                                              |     | 553  |     | mA   |
|                     | Group 3C: VDD1P8PLL + VDD1P8PLLCO                                                                      |                                                                                                                                                                                                                                                                                                                              |     | 78   |     | mA   |
| $I_{\text{VDD1P2}}$ | Group 2: VDD1P2FB + VDD1P2RX + VDD1P2TXCLK + VDD1P2TXENC + VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF |                                                                                                                                                                                                                                                                                                                              |     | 2152 |     | mA   |
| $I_{\text{VDD0P9}}$ | Group 1A: DVDD0P9 + VDDT0P9                                                                            |                                                                                                                                                                                                                                                                                                                              |     | 3217 |     | mA   |
| $P_{\text{diss}}$   | Power Dissipation                                                                                      |                                                                                                                                                                                                                                                                                                                              |     | 8757 |     | mW   |
| $I_{\text{VDD1P8}}$ | Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX                                                               | Mode 3: 4T4R - FDD<br>TX Single Band: 96x Int, TX Rate 125 MSPS<br>RX Single Band: RX 24x, RX Rate 125 MSPS<br>$f_{\text{DAC}} = 12\text{ GSPS}$ , $f_{\text{TX}} = 1.85\text{ GHz}$<br>$f_{\text{ADC}} = 3\text{ GSPS}$ , $f_{\text{RX}} = 1.75\text{ GHz}$<br>JESD: 8/10 coding, 20Gbps<br>TX: 1-8-16-1, RX: 1-8-16-1      |     | 1146 |     | mA   |
|                     | Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8                                |                                                                                                                                                                                                                                                                                                                              |     | 546  |     | mA   |
|                     | Group 3C: VDD1P8PLL + VDD1P8PLLCO                                                                      |                                                                                                                                                                                                                                                                                                                              |     | 78   |     | mA   |
| $I_{\text{VDD1P2}}$ | Group 2: VDD1P2FB + VDD1P2RX + VDD1P2TXCLK + VDD1P2TXENC + VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF |                                                                                                                                                                                                                                                                                                                              |     | 2144 |     | mA   |
| $I_{\text{VDD0P9}}$ | Group 1A: DVDD0P9 + VDDT0P9                                                                            |                                                                                                                                                                                                                                                                                                                              |     | 2904 |     | mA   |
| $P_{\text{diss}}$   | Power Dissipation                                                                                      |                                                                                                                                                                                                                                                                                                                              |     | 8444 |     | mW   |

## 5.9 Power Supply Electrical Characteristics (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; TX Input Rate = 500MSPS, RX Output Rate = 500MSPS,  $f_{\text{DAC}} = 9000\text{MSPS}$  interleave mode;  $f_{\text{ADC}} = 3000\text{MSPS}$ ; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB; SerDes rate = 20Gbps; unless otherwise noted.

| PARAMETER           |                                                                                                        | TEST CONDITIONS                                                                                                                                                                                        | MIN | TYP  | MAX | UNIT |
|---------------------|--------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|------|-----|------|
| $I_{\text{VDD1P8}}$ | Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX                                                               | Mode 4: 4T4R - FDD<br>TX Single Band: 24x Int, TX Rate 500 MSPS<br>RX Single Band: RX 6x, RX Rate 500 MSPS                                                                                             |     | 1147 |     | mA   |
|                     | Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC + VDD1P8GPIO + VDDA1P8                               |                                                                                                                                                                                                        |     | 700  |     | mA   |
|                     | Group 3C: VDD1P8PLL + VDD1P8PLLVC0                                                                     |                                                                                                                                                                                                        |     | 78   |     | mA   |
| $I_{\text{VDD1P2}}$ | Group 2: VDD1P2FB + VDD1P2RX + VDD1P2TXCLK + VDD1P2TXENC + VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF | $f_{\text{DAC}} = 12\text{ GSPS}$ , $f_{\text{TX}} = 1.85\text{ GHz}$<br>$f_{\text{ADC}} = 3\text{ GSPS}$ , $f_{\text{RX}} = 1.75\text{ GHz}$<br>JESD: 8/10 coding, 20Gbps<br>TX: 4-8-4-1, RX: 4-8-4-1 |     | 2150 |     | mA   |
| $I_{\text{VDD0P9}}$ | Group 1A: DVDD0P9 + VDDT0P9                                                                            | Mode 5: same configuration as Mode 4<br>Sleep Mode. SLEEP pin is pull high.                                                                                                                            |     | 3228 |     | mA   |
| $P_{\text{diss}}$   | Power Dissipation                                                                                      |                                                                                                                                                                                                        |     | 9031 |     | mW   |
| $I_{\text{VDD1P8}}$ | Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX                                                               |                                                                                                                                                                                                        |     | 24   |     | mA   |
| $I_{\text{VDD1P8}}$ | Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC + VDD1P8GPIO + VDDA1P8                               |                                                                                                                                                                                                        |     | 339  |     | mA   |
| $I_{\text{VDD1P8}}$ | Group 3C: VDD1P8PLL + VDD1P8PLLVC0                                                                     |                                                                                                                                                                                                        |     | 12   |     | mA   |
| $I_{\text{VDD1P2}}$ | Group 2: VDD1P2FB + VDD1P2RX + VDD1P2TXCLK + VDD1P2TXENC + VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF |                                                                                                                                                                                                        |     | 58   |     | mA   |
| $I_{\text{VDD0P9}}$ | Group 1A: DVDD0P9 + VDDT0P9                                                                            |                                                                                                                                                                                                        |     | 282  |     | mA   |
| $P_{\text{diss}}$   | Power Dissipation                                                                                      |                                                                                                                                                                                                        |     | 1004 |     | mW   |

## 5.10 Timing Requirements

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; TX Input Rate = 491.52MSPS,  $f_{\text{DAC}} = 8847.36\text{MSPS}$ ;  $f_{\text{ADC}} = 2949.12\text{MSPS}$ ; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB; SerDes rate = 24.33Gbps; unless otherwise noted.

|                                  |                                                               | MIN | NOM                   | MAX | UNIT |
|----------------------------------|---------------------------------------------------------------|-----|-----------------------|-----|------|
| <b>Timing: SYSREF+/-</b>         |                                                               |     |                       |     |      |
| $t_{\text{s}}(\text{SYSREF})$    | Setup Time, SYSREF+/- Valid to Rising Edge of CLK+/-          |     | 50                    |     | ps   |
| $t_{\text{h}}(\text{SYSREF})$    | Hold Time, SYSREF+/- Valid after Rising Edge of CLK+/-        |     | 50                    |     | ps   |
| <b>Timing: Serial ports</b>      |                                                               |     |                       |     |      |
| $t_{\text{s}}(\text{SENB})$      | Setup Time, SENB to Rising Edge of SCLK                       |     |                       | 15  | ns   |
| $t_{\text{h}}(\text{SENB})$      | Hold Time, SENB after last Rising Edge of SCLK <sup>(1)</sup> |     | $5 + t_{\text{SCLK}}$ |     | ns   |
| $t_{\text{s}}(\text{SDIO})$      | Setup Time, SDIO valid to Rising Edge of SCLK                 |     |                       | 15  | ns   |
| $t_{\text{h}}(\text{SDIO})$      | Hold Time, SDIO valid after Rising Edge of SCLK               |     |                       | 5   | ns   |
| $t_{\text{SCLK\_W}}$             | Minimum SCLK period: registers write                          |     |                       | 25  | ns   |
| $t_{\text{SCLK\_R}}$             | Minimum SCLK period: registers read                           |     |                       | 50  | ns   |
| $t_{\text{d}}(\text{data\_out})$ | Minimum Data Output delay after Falling Edge of SCLK          |     |                       | 0   | ns   |
|                                  | Maximum Data Output delay after Falling Edge of SCLK          |     |                       | 15  | ns   |
| $t_{\text{RESET}}$               | Minimum RESETZ Pulse Width                                    |     | 1                     |     | ms   |

(1) SDEN need to be held one more extra clock cycle with the last SCLK edge

## 5.11 Switching Characteristics

Typical values at  $T_A = +25^\circ\text{C}$ , full temperature range is  $T_{A,\text{MIN}} = -40^\circ\text{C}$  to  $T_{J,\text{MAX}} = +110^\circ\text{C}$ ; TX Input Rate = 491.52MSPS,  $f_{\text{DAC}} = 8847.36\text{MSPS}$ ;  $f_{\text{ADC}} = 2949.12\text{MSPS}$ ; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB; SerDes rate = 24.33Gbps; unless otherwise noted.

| PARAMETER            |                                 | TEST CONDITIONS                                                                               | MIN | TYP | MAX | UNIT                                  |
|----------------------|---------------------------------|-----------------------------------------------------------------------------------------------|-----|-----|-----|---------------------------------------|
| TX Channel Latency   |                                 |                                                                                               |     |     |     |                                       |
|                      | SerDes Receiver Analog Delay    | Full rate                                                                                     |     | 2.8 |     | ns                                    |
| t <sub>JESD TX</sub> | JESD to TX output Latency       | LMFSHd=2-8-8-1, 368.64 MSPS input rate, 24x Interpolation, Serdes rate = 16.22Gbps (JESD204C) |     | 152 |     | interface clock cycles <sup>(1)</sup> |
|                      |                                 | LMFSHd=8-16-4-1, 491.52 MSPS 24x Interpolation, Serdes rate = 16.22Gbps (JESD204C)            |     | 176 |     |                                       |
|                      |                                 | LMFSHd=4-16-8-1, 245.76 MSPS 48x Interpolation, Serdes rate = 16.22Gbps (JESD204C)            |     | 124 |     |                                       |
|                      |                                 | LMFSHd=2-16-16-1, 122.88 MSPS 96x Interpolation, Serdes rate = 16.22Gbps (JESD204C)           |     | 97  |     |                                       |
| RX Channel Latency   |                                 |                                                                                               |     |     |     |                                       |
|                      | SerDes Transmitter Analog Delay |                                                                                               |     | 3.6 |     | ns                                    |
| t <sub>JESD RX</sub> | RX input to JESD output Latency | LMFS=2-16-16-1, 122.88 MSPS, 24x Decimation, Serdes rate = 16.22Gbps (JESD204C)               |     | 92  |     | interface clock cycles <sup>(1)</sup> |
|                      |                                 | LMFS=4-16-8-1, 245.76 MSPS, 12x Decimation, Serdes rate = 16.22Gbps (JESD204C)                |     | 108 |     |                                       |
|                      |                                 | LMFS=2-8-8-1, 368.64 MSPS, 8x Decimation, Serdes rate = 16.22Gbps (JESD204C)                  |     | 118 |     |                                       |
|                      |                                 | LMFS=4-8-4-1, 491.52 MSPS, 6x Decimation, Serdes rate = 16.22Gbps (JESD204C)                  |     | 153 |     |                                       |
| FB Channel Latency   |                                 |                                                                                               |     |     |     |                                       |
|                      | SerDes Transmitter Analog Delay |                                                                                               |     | 3.6 |     | ns                                    |
| t <sub>JESD FB</sub> | FB input to JESD output Latency | LMFS=1-2-8-1, 368.64 MSPS, 8x Decimation                                                      |     | 151 |     | interface clock cycles <sup>(1)</sup> |
|                      |                                 | LMFS=2-4-4-1, 491.52 MSPS, 6x Decimation                                                      |     | 177 |     |                                       |

(1) Interface clock cycles is the period of the digital interface clock rate, e.g. 1GSPS = 1ns.

## 5.12 Typical Characteristics

### 5.12.1 RX Typical Characteristics 30 MHz and 400 MHz

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with  $f_{\text{REF}} = 500\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with  $f_{\text{REF}} = 500\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 3 dB.




Figure 5-1. RX In-Band Gain Flatness,  $f_{\text{IN}} = 30\text{ MHz}$




Figure 5-2. RX Uncalibrated Differential Amplitude Error vs DSA Setting at 30 MHz




Figure 5-3. RX Calibrated Differential Amplitude Error vs DSA Setting at 30 MHz





Figure 5-4. RX Uncalibrated Integrated Amplitude Error vs DSA Setting at 30 MHz


### 5.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with  $f_{\text{REF}} = 500\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with  $f_{\text{REF}} = 500\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 3 dB.




$$\text{Integrated Amplitude Error} = P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$$

**Figure 5-5. RX Calibrated Integrated Amplitude Error vs DSA Setting at 30 MHz**




$$\text{Differential Phase Error} = \text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$$

**Figure 5-6. RX Uncalibrated Differential Phase Error vs DSA Setting at 30 MHz**



$$\text{Differential Phase Error} = \text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$$

**Figure 5-7. RX Calibrated Differential Phase Error vs DSA Setting at 30 MHz**




$$\text{Integrated Phase Error} = \text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$$

**Figure 5-8. RX Uncalibrated Integrated Phase Error vs DSA Setting at 30 MHz**


### 5.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with  $f_{\text{REF}} = 500\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with  $f_{\text{REF}} = 500\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 3 dB.




With 0.8 GHz matching  
Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

**Figure 5-9. RX Calibrated Integrated Phase Error vs DSA Setting at 30 MHz**




$A_{\text{IN}} = -3\text{ dBFS}$ ,  $f_{\text{ADC}} = 1500\text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13\text{ MHz}$ ,  
Decimate by 24x

**Figure 5-10. RX Output FFT at 5 MHz**




$A_{\text{IN}} = -6\text{ dBFS}$ ,  $f_{\text{ADC}} = 1500\text{ MSPS}$ ,  $f_{\text{NCO}} = 32.$ , Decimate by 24x

**Figure 5-11. RX Output FFT at 5 MHz**




$A_{\text{IN}} = -12\text{ dBFS}$ ,  $f_{\text{ADC}} = 1500\text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13\text{ MHz}$ ,  
Decimate by 24x

**Figure 5-12. RX Output FFT at 5 MHz**



$A_{\text{IN}} = -30\text{ dBFS}$ ,  $f_{\text{ADC}} = 1500\text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13\text{ MHz}$ ,  
Decimate by 24x

**Figure 5-13. RX Output FFT at 5 MHz**




$A_{\text{IN}} = -60\text{ dBFS}$ ,  $f_{\text{ADC}} = 1500\text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13\text{ MHz}$ ,  
Decimate by 24x

**Figure 5-14. RX Output FFT at 5 MHz**


### 5.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with  $f_{\text{REF}} = 500\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with  $f_{\text{REF}} = 500\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 3 dB.




$A_{\text{IN}} = -3\text{ dBFS}$ ,  $f_{\text{ADC}} = 1500\text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13\text{ MHz}$ ,  
Decimate by 24x

Figure 5-15. RX Output FFT at 30 MHz




$A_{\text{IN}} = -6\text{ dBFS}$ ,  $f_{\text{ADC}} = 1500\text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13\text{ MHz}$ ,  
Decimate by 24x

Figure 5-16. RX Output FFT at 30 MHz




$A_{\text{IN}} = -12\text{ dBFS}$ ,  $f_{\text{ADC}} = 1500\text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13\text{ MHz}$ ,  
Decimate by 24x

Figure 5-17. RX Output FFT at 30 MHz




$A_{\text{IN}} = -30\text{ dBFS}$ ,  $f_{\text{ADC}} = 1500\text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13\text{ MHz}$ ,  
Decimate by 24x

Figure 5-18. RX Output FFT at 30 MHz



$A_{\text{IN}} = -60\text{ dBFS}$ ,  $f_{\text{ADC}} = 1500\text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13\text{ MHz}$ ,  
Decimate by 24x

Figure 5-19. RX Output FFT at 30 MHz




$f_{\text{ADC}} = 1500\text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13\text{ MHz}$ , Decimate by 24x

Figure 5-20. NSD vs Input Amplitude at 30 MHz with DSA = 0 and 3dB


### 5.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with  $f_{\text{REF}} = 500\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with  $f_{\text{REF}} = 500\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 3 dB.




$f_{\text{ADC}} = 1500\text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13\text{ MHz}$ , Decimate by 24x

Figure 5-21. NSD vs Input Amplitude at 30 MHz with DSA = 12




$f_{\text{ADC}} = 1500\text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13\text{ MHz}$ , Decimate by 24x

Figure 5-22. NSD vs DSA Attenuation at 30 MHz




$f_{\text{ADC}} = 1500\text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13\text{ MHz}$ , Decimate by 24x

Figure 5-23. IMD3 vs Input Amplitude at 30 MHz




$f_{\text{ADC}} = 1500\text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13\text{ MHz}$ , Decimate by 24x

Figure 5-24. IMD3 vs DSA Setting at 30 MHz



$f_{\text{ADC}} = 1500\text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13\text{ MHz}$ , Decimate by 24x

Figure 5-25. HD2 vs Input Amplitude at 30 MHz




$f_{\text{ADC}} = 1500\text{ MSPS}$ ,  $f_{\text{NCO}} = 32.$ , Decimate by 24x

Figure 5-26. HD2 vs DSA Setting at 30 MHz


### 5.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with  $f_{\text{REF}} = 500\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with  $f_{\text{REF}} = 500\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 3 dB.




$f_{\text{ADC}} = 1500\text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13\text{ MHz}$ , Decimate by 24x

**Figure 5-27. HD3 vs Input Amplitude at 30 MHz**




$f_{\text{ADC}} = 1500\text{ MSPS}$ ,  $f_{\text{NCO}} = 32.13\text{ MHz}$ , Decimate by 24x

**Figure 5-28. HD3 vs DSA Setting at 30 MHz**




Normalized to 4000 MHz

**Figure 5-29. RX In-Band Gain Flatness,  $f_{\text{IN}} = 400\text{ MHz}$**




Differential Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting} - 1) - P_{\text{IN}}(\text{DSA Setting}) + 1$

**Figure 5-30. RX Uncalibrated Differential Amplitude Error vs DSA Setting at 30 MHz**



Differential Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting} - 1) - P_{\text{IN}}(\text{DSA Setting}) + 1$

**Figure 5-31. RX Calibrated Differential Amplitude Error vs DSA Setting at 400 MHz**




Integrated Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

**Figure 5-32. RX Uncalibrated Integrated Amplitude Error vs DSA Setting at 400 MHz**


### 5.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with  $f_{\text{REF}} = 500\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with  $f_{\text{REF}} = 500\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 3 dB.




$$\text{Integrated Amplitude Error} = P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$$

**Figure 5-33. RX Calibrated Integrated Amplitude Error vs DSA Setting at 400 MHz**




$$\text{Differential Phase Error} = \text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$$

**Figure 5-34. RX Uncalibrated Differential Phase Error vs DSA Setting at 400 MHz**




$$\text{Differential Phase Error} = \text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$$

**Figure 5-35. RX Calibrated Differential Phase Error vs DSA Setting at 400 MHz**




$$\text{Integrated Phase Error} = \text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$$

**Figure 5-36. RX Uncalibrated Integrated Phase Error vs DSA Setting at 400 MHz**



$$\text{Integrated Phase Error} = \text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$$

**Figure 5-37. RX Calibrated Integrated Phase Error vs DSA Setting at 400 MHz**




$f_{\text{NCO}} = 400\text{ MHz}$

**Figure 5-38. RX Output FFT at 405 MHz and -3 dBFS**


### 5.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with  $f_{\text{REF}} = 500\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with  $f_{\text{REF}} = 500\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 3 dB.




$f_{\text{NCO}} = 400\text{ MHz}$

Figure 5-39. RX Output FFT at 405 MHz and -6 dBFS




$f_{\text{NCO}} = 400\text{ MHz}$

Figure 5-40. RX Output FFT at 405 MHz and -12 dBFS




$f_{\text{NCO}} = 400\text{ MHz}$

Figure 5-41. RX Output FFT at 405 MHz and -30 dBFS




$f_{\text{NCO}} = 400\text{ MHz}$

Figure 5-42. RX Output FFT at 405 MHz and -60 dBFS



$f_{\text{OFFSET}} = 50\text{ MHz}$

Figure 5-43. NSD vs Input Amplitude at 400 MHz



$f_{\text{OFFSET}} = 50\text{ MHz}$

Figure 5-44. NSD vs DSA Setting at 400 MHz

### 5.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with  $f_{\text{REF}} = 500\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with  $f_{\text{REF}} = 500\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 3 dB.




Figure 5-45. IMD3 vs Input Amplitude at 400 MHz




Figure 5-46. IMD3 vs DSA Setting at 400 MHz




Figure 5-47. IMD3 vs Tone Spacing at 400 MHz




Figure 5-48. HD3 vs Input Amplitude at 400 MHz





Figure 5-49. HD3 vs DSA Setting at 400 MHz


### 5.12.2 RX Typical Characteristics at 800 MHz

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52\text{MHz}$ ,  $A_{\text{IN}} = -3\text{dBFS}$ , DSA setting = 4 dB.




With 0.8 GHz matching, normalized to 830 MHz

**Figure 5-50. RX In-Band Gain Flatness for Channel 1RX,  $f_{\text{IN}} = 830\text{ MHz}$**




With 0.8 GHz matching, normalized to fullscale at  $25^\circ\text{C}$  for each channel

**Figure 5-51. RX Input Fullscale vs Temperature and Channel at 800 MHz**



With 0.8 GHz matching, normalized to phase at  $25^\circ\text{C}$


**Figure 5-52. RX Input Phase vs Temperature and DSA at  $f_{\text{OUT}} = 0.8\text{ GHz}$**



With 0.8 GHz matching

Differential Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting} - 1) - P_{\text{IN}}(\text{DSA Setting}) + 1$


**Figure 5-53. RX Uncalibrated Differential Amplitude Error vs DSA Setting at 0.8 GHz**



With 0.8 GHz matching

Differential Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting} - 1) - P_{\text{IN}}(\text{DSA Setting}) + 1$

**Figure 5-54. RX Calibrated Differential Amplitude Error vs DSA Setting at 0.8 GHz**




With 0.8 GHz matching

Integrated Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

**Figure 5-55. RX Uncalibrated Integrated Amplitude Error vs DSA Setting at 0.8 GHz**

### 5.12.2 RX Typical Characteristics at 800 MHz (continued)


Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52\text{MHz}$ ,  $A_{\text{IN}} = -3\text{dBFS}$ , DSA setting = 4 dB.



With 0.8 GHz matching

Integrated Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$


**Figure 5-56. RX Calibrated Integrated Amplitude Error vs DSA Setting at 2.6 GHz**



With 0.8 GHz matching

Differential Phase Error =  $\text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$


**Figure 5-57. RX Uncalibrated Differential Phase Error vs DSA Setting at 0.8 GHz**



With 0.8 GHz matching

Differential Phase Error =  $\text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$

**Figure 5-58. RX Calibrated Differential Phase Error vs DSA Setting at 0.8 GHz**




With 0.8 GHz matching

Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

**Figure 5-59. RX Uncalibrated Integrated Phase Error vs DSA Setting at 0.8 GHz**


### 5.12.2 RX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52\text{MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 4 dB.




With 0.8 GHz matching  
Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

**Figure 5-60. RX Calibrated Integrated Phase Error vs DSA Setting at 0.8 GHz**




With 0.8 GHz matching,  $f_{\text{IN}} = 840\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$

**Figure 5-61. RX Output FFT at 0.8 GHz**




With 0.8 GHz matching, 12.5-MHz offset from tone

**Figure 5-62. RX Noise Spectral Density vs Temperature at 0.8 GHz**




With 0.8 GHz matching, DSA Setting = 12 dB, 12.5-MHz offset from tone

**Figure 5-63. RX Noise Spectral Density vs Input Amplitude and Temperature at 0.8 GHz**



With 0.8 GHz matching, 12.5-MHz offset from tone

**Figure 5-64. RX Noise Spectral Density vs Input Amplitude and Channel at 0.8 GHz**




A. With 0.8 GHz matching, each tone  $-7\text{ dBFS}$ , tone spacing = 20 MHz

**Figure 5-65. RX IMD3 vs DSA Setting and Temperature at 0.8 GHz**


### 5.12.2 RX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52\text{MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 4 dB.




With 0.8 GHz matching, each tone  $-7\text{ dBFS}$ , tone spacing = 20 MHz

**Figure 5-66. RX IMD5 vs DSA Setting and Temperature at 0.8 GHz**




With 0.8 GHz matching, tone spacing = 20 MHz, DSA = 4 dB

**Figure 5-67. RX IMD3 vs Input Level and Temperature at 0.8 GHz**




With 0.8 GHz matching, tone spacing = 20 MHz, DSA = 12 dB

**Figure 5-68. RX IMD3 vs Input Level and Temperature at 0.8 GHz**




With 0.8 GHz matching, tone spacing = 20 MHz, DSA = 12 dB

**Figure 5-69. RX IMD5 vs Input Level and Temperature at 0.8 GHz**



With 0.8 GHz matching, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

**Figure 5-70. RX HD2 vs DSA Setting and Channel at 0.8 GHz**




With 0.8 GHz matching, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

**Figure 5-71. RX HD2 vs DSA Setting and Temperature at 0.8 GHz**


### 5.12.2 RX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52\text{MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 4 dB.




With 0.8 GHz matching, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

Figure 5-72. RX HD2 vs Input Level and Temperature at 0.8 GHz




With 0.8 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 5-73. RX HD3 vs DSA Setting and Channel at 0.8 GHz




With 0.8 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 5-74. RX HD3 vs DSA Setting and Temperature at 0.8 GHz




With 0.8 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 5-75. RX HD3 vs Input Level and Channel at 0.8 GHz



With 0.8 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 5-76. RX HD3 vs Input Level and Temperature at 0.8 GHz




With 0.8 GHz matching

Figure 5-77. RX Non-HD2/3 vs DSA Setting at 0.8 GHz


### 5.12.2 RX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52\text{MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 4 dB.




With 0.8 GHz matching,  $-7\text{ dBFS}$  each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages

Figure 5-78. RX IMD3 vs Supply and Channel at 0.8 GHz



With 0.8 GHz matching,  $-7\text{ dBFS}$  each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages

Figure 5-79. RX IMD5 vs Supply and Channel at 0.8 GHz




With 0.8 GHz matching, 12.5-MHz offset, all supplies at MIN, TYP, or MAX recommended operating voltages

Figure 5-80. RX Noise Spectral Density vs Supply and Channel at 0.8 GHz


### 5.12.3 RX Typical Characteristics 1.75 GHz to 1.9 GHz

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




With 1.8 GHz matching, normalized to 1.75 GHz

**Figure 5-81. RX In-Band Gain Flatness,  $f_{\text{IN}} = 1750 \text{ MHz}$**




With 1.8 GHz matching, normalized to fullscale at  $25^\circ\text{C}$  for each channel

**Figure 5-82. RX Input Fullscale vs Temperature and Channel at 1.75 GHz**



With 2.6 GHz matching, normalized to phase at  $25^\circ\text{C}$


**Figure 5-83. RX Input Phase vs Temperature and DSA at  $f_{\text{IN}} = 1.75 \text{ GHz}$**



With 1.8 GHz matching

Differential Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting} - 1) - P_{\text{IN}}(\text{DSA Setting}) + 1$


**Figure 5-84. RX Uncalibrated Differential Amplitude Error vs DSA Setting at 1.75 GHz**



With 1.8 GHz matching

Differential Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting} - 1) - P_{\text{IN}}(\text{DSA Setting}) + 1$

**Figure 5-85. RX Calibrated Differential Amplitude Error vs DSA Setting at 1.75 GHz**




With 1.8 GHz matching

Integrated Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

**Figure 5-86. RX Uncalibrated Integrated Amplitude Error vs DSA Setting at 1.75 GHz**

### 5.12.3 RX Typical Characteristics 1.75 GHz to 1.9 GHz (continued)


Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 4 dB.



With 1.8 GHz matching

Integrated Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$


**Figure 5-87. RX Calibrated Integrated Amplitude Error vs DSA Setting at 1.75 GHz**



With 1.8 GHz matching

Differential Phase Error =  $\text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$


**Figure 5-88. RX Uncalibrated Differential Phase Error vs DSA Setting at 1.75 GHz**



With 1.8 GHz matching

Differential Phase Error =  $\text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$

**Figure 5-89. RX Calibrated Differential Phase Error vs DSA Setting at 1.75 GHz**




With 1.8 GHz matching

Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

**Figure 5-90. RX Uncalibrated Integrated Phase Error vs DSA Setting at 1.75 GHz**


### 5.12.3 RX Typical Characteristics 1.75 GHz to 1.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




With 1.8 GHz matching  
Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

**Figure 5-91. RX Calibrated Integrated Phase Error vs DSA Setting at 1.75 GHz**




With 1.8 GHz matching,  $f_{\text{IN}} = 2610 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$

**Figure 5-92. RX Output FFT at 1.75 GHz**




With 1.8 GHz matching, 12.5-MHz offset from tone

**Figure 5-93. RX Noise Spectral Density vs Temperature at 1.75 GHz**




With 1.8 GHz matching, DSA Setting = 12 dB, 12.5-MHz offset from tone

**Figure 5-94. RX Noise Spectral Density vs Input Amplitude and Temperature at 1.75 GHz**



With 1.8 GHz matching, 12.5-MHz offset from tone

**Figure 5-95. RX Noise Spectral Density vs Input Amplitude and Channel at 1.75 GHz**




With 1.8 GHz matching, each tone  $-7 \text{ dBFS}$ , tone spacing = 20 MHz

**Figure 5-96. RX IMD3 vs DSA Setting and Temperature at 1.75 GHz**


### 5.12.3 RX Typical Characteristics 1.75 GHz to 1.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 4 dB.




With 1.8 GHz matching, tone spacing = 20 MHz, DSA = 4 dB

**Figure 5-97. RX IMD3 vs Input Level and Temperature at 1.75 GHz**




With 1.8 GHz matching, tone spacing = 20 MHz, DSA = 12 dB

**Figure 5-98. RX IMD3 vs Input Level and Temperature at 1.75 GHz**




With 1.8 GHz matching,  $f_{\text{in}} = 1900\text{ MHz}$ , measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

**Figure 5-99. RX HD2 vs DSA Setting and Channel at 1.9 GHz**




With 1.8 GHz matching,  $f_{\text{in}} = 1900\text{ MHz}$ , measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

**Figure 5-100. RX HD2 vs DSA Setting and Temperature at 1.9 GHz**



With 1.8 GHz matching,  $f_{\text{in}} = 1900\text{ MHz}$ , measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

**Figure 5-101. RX HD2 vs Input Amplitude and Channel at 1.9 GHz**




With 1.8 GHz matching,  $f_{\text{in}} = 1900\text{ MHz}$ , measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

**Figure 5-102. RX HD2 vs Input Amplitude and Temperature at 1.9 GHz**


### 5.12.3 RX Typical Characteristics 1.75 GHz to 1.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 4 dB.




With 1.8 GHz matching,  $f_{\text{in}} = 1900\text{ MHz}$ , DDC bypass mode (TI only mode for characterization)

Figure 5-103. RX HD3 vs DSA Setting and Channel at 1.9 GHz




With 1.8 GHz matching,  $f_{\text{in}} = 1900\text{ MHz}$ , DDC bypass mode (TI only mode for characterization)

Figure 5-104. RX HD3 vs DSA Setting and Temperature at 1.9 GHz




With 1.8 GHz matching,  $f_{\text{in}} = 1900\text{ MHz}$ , DDC bypass mode (TI only mode for characterization)

Figure 5-105. RX HD3 vs Input Level and Channel at 1.9 GHz




With 1.8 GHz matching,  $f_{\text{in}} = 1900\text{ MHz}$ , DDC bypass mode (TI only mode for characterization)

Figure 5-106. RX HD3 vs Input Level and Temperature at 1.9 GHz



With 1.8 GHz matching, decimated by 3

Figure 5-107. RX In-Band SFDR ( $\pm 400\text{ MHz}$ ) vs Input Amplitude at 1.75 GHz




With 1.8 GHz matching

Figure 5-108. RX Non-HD2/3 vs DSA Setting at 1.75 GHz


### 5.12.3 RX Typical Characteristics 1.75 GHz to 1.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 4 dB.



With 1.8 GHz matching,  $-7\text{ dBFS}$  each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages

**Figure 5-109. RX IMD3 vs Supply and Channel at 1.75 GHz**




With 1.8 GHz matching, 12.5-MHz offset, all supplies at MIN, TYP, or MAX recommended operating voltages

**Figure 5-110. RX Noise Spectral Density vs Supply and Channel at 1.75 GHz**


### 5.12.4 RX Typical Characteristics 2.6 GHz

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52\text{MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 4 dB.




With matching, normalized to power at 2.6 GHz for each DSA setting

Figure 5-111. RX Inband Gain Flatness,  $f_{\text{IN}} = 2600\text{ MHz}$




With 2.6 GHz matching, normalized to fullscale at  $25^\circ\text{C}$  for each channel

Figure 5-112. RX Input Fullscale vs Temperature and Channel at 2.6 GHz




With 2.6 GHz matching  
Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 5-113. RX Calibrated Integrated Phase Error vs DSA Setting at 2.6 GHz




With 2.6 GHz matching,  $f_{\text{IN}} = 2610\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$

Figure 5-114. RX Output FFT at 2.6 GHz



With 2.6 GHz matching, 12.5-MHz offset from tone

Figure 5-115. RX Noise Spectral Density vs Temperature at 2.6 GHz




With 2.6 GHz matching, DSA Setting = 12 dB, 12.5-MHz offset from tone

Figure 5-116. RX Noise Spectral Density vs Input Amplitude and Temperature at 2.6 GHz


### 5.12.4 RX Typical Characteristics 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52\text{MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 4 dB.




With 2.6 GHz matching, 12.5-MHz offset from tone

**Figure 5-117. RX Noise Spectral Density vs Input Amplitude and Channel at 2.6 GHz**




50-MHz offset from tone, external clock mode

**Figure 5-118. RX Noise Spectral Density vs Input Amplitude at 2.61 GHz (Ext. Clock)**




With 2.6 GHz matching, each tone  $-7\text{ dBFS}$ , tone spacing = 20 MHz

**Figure 5-119. RX IMD3 vs DSA Setting and Temperature at 2.6 GHz**




With 2.6 GHz matching, tone spacing = 20 MHz, DSA = 4 dB

**Figure 5-120. RX IMD3 vs Input Level and Temperature at 2.6 GHz**



With 2.6 GHz matching, tone spacing = 20 MHz, DSA = 12 dB

**Figure 5-121. RX IMD3 vs Input Level and Temperature at 2.6 GHz**




Tone spacing = 50 MHz, External clock mode

**Figure 5-122. RX IMD3 vs Input Level at 2.6 GHz (Ext. Clock)**


### 5.12.4 RX Typical Characteristics 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52\text{MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 4 dB.




External clock mode

**Figure 5-123. RX IMD3 vs Tone Spacing at 2.6 GHz (Ext. Clock)**




With 2.6 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 5-124. RX HD2 vs DSA Setting and Channel at 2.6 GHz**




With 2.6 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 5-125. RX HD2 vs Input Level and Temperature at 2.6 GHz**




External clock mode

**Figure 5-126. RX HD2 vs Input Level and Temperature at 2.6 GHz**



With 2.6 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 5-127. RX HD3 vs DSA Setting and Channel at 2.6 GHz**




With 2.6 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 5-128. RX HD3 vs DSA Setting and Temperature at 2.6 GHz**


### 5.12.4 RX Typical Characteristics 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52\text{MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 4 dB.




With 2.6 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 5-129. RX HD3 vs Input Level and Channel at 2.6 GHz




With 2.6 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 5-130. RX HD3 vs Input Level and Temperature at 2.6 GHz




External clock mode

Figure 5-131. RX HD3 vs Input Level and Temperature at 2.6 GHz




With 2.6 GHz matching, decimate by 4

Figure 5-132. RX In-Band SFDR ( $\pm 300\text{ MHz}$ ) vs Input Amplitude and Temperature at 2.6 GHz



With 2.6 GHz matching

Figure 5-133. RX Non-HD2/3 vs DSA Setting at 2.6 GHz




External clock mode, 50MHz tone spacing, excluding 3<sup>rd</sup> order distortion

Figure 5-134. RX 2-tone SFDR vs Input Amplitude at 2.6 GHz


### 5.12.4 RX Typical Characteristics 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52\text{MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 4 dB.



With 2.6 GHz matching,  $-7\text{ dBFS}$  each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages

**Figure 5-135. RX IMD3 vs Supply and Channel at 2.6 GHz**




With 2.6 GHz matching, 12.5-MHz offset, all supplies at MIN, TYP, or MAX recommended operating voltages

**Figure 5-136. RX Noise Spectral Density vs Supply and Channel at 2.6 GHz**


### 5.12.5 RX Typical Characteristics 3.5 GHz

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 4 dB.




With 3.6 GHz matching, normalized to 3.6 GHz

**Figure 5-137. RX In-Band Gain Flatness,  $f_{\text{IN}} = 3600\text{ MHz}$**



With 3.6 GHz matching, normalized to phase at  $25^\circ\text{C}$


**Figure 5-138. RX Input Phase vs Temperature at 3.6 GHz**



With 3.6 GHz matching

Differential Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting} - 1) - P_{\text{IN}}(\text{DSA Setting}) + 1$


**Figure 5-139. RX Uncalibrated Differential Amplitude Error vs DSA Setting at 3.6 GHz**



With 3.6 GHz matching

Differential Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting} - 1) - P_{\text{IN}}(\text{DSA Setting}) + 1$


**Figure 5-140. RX Calibrated Differential Amplitude Error vs DSA Setting at 3.6 GHz**



With 3.6 GHz matching

Integrated Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

**Figure 5-141. RX Uncalibrated Integrated Amplitude Error vs DSA Setting at 3.6 GHz**




With 3.6 GHz matching

Integrated Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

**Figure 5-142. RX Calibrated Integrated Amplitude Error vs DSA Setting at 3.6 GHz**

### 5.12.5 RX Typical Characteristics 3.5 GHz (continued)


Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.



With 3.6 GHz matching

Differential Phase Error =  $\text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$


**Figure 5-143. RX Uncalibrated Phase Error vs DSA Setting at 3.6 GHz**



With 3.6 GHz matching

Differential Phase Error =  $\text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$


**Figure 5-144. RX Calibrated Differential Phase Error vs DSA Setting at 3.6 GHz**



With 3.6 GHz matching

Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$


**Figure 5-145. RX Uncalibrated Integrated Phase Error vs DSA Setting at 3.6 GHz**



With 3.6 GHz matching


Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

**Figure 5-146. RX Calibrated Integrated Phase Error vs DSA Setting at 3.6 GHz**



With 3.6 GHz matching,  $f_{\text{IN}} = 3610 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$

**Figure 5-147. RX Output FFT at 3.6 GHz**




With 3.5 GHz matching, each tone at  $-7 \text{ dBFS}$ , 20-MHz tone spacing

**Figure 5-148. RX IMD3 vs DSA Setting and Temperature at 3.6 GHz**


### 5.12.5 RX Typical Characteristics 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 4 dB.




With 3.5 GHz matching, 20-MHz tone spacing

**Figure 5-149. RX IMD3 vs Input Level and Temperature at 3.6 GHz**




External clock mode, 20-MHz tone spacing, 2x Decimation

**Figure 5-150. RX IMD3 vs Input Level**




External clock mode, 2x Decimation

**Figure 5-151. RX IMD3 vs Tone Spacing at 3.76 GHz**




With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 5-152. RX HD2 vs DSA Setting and Channel at 3.6 GHz**



With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 5-153. RX HD2 vs DSA Setting and Temperature at 3.6 GHz**




With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 5-154. RX HD2 vs Input Level and Channel at 3.6 GHz**


### 5.12.5 RX Typical Characteristics 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 5-155. RX HD2 vs Input Level and Temperature at 3.6 GHz**




External clock mode, 2x Decimation

**Figure 5-156. RX HD2 vs Input Level at 3.76 GHz**




External clock mode, 25°C, 2x Decimation

**Figure 5-157. RX HD2 vs Input Level**




With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 5-158. RX HD3 vs DSA Setting and Channel at 3.6 GHz**



With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 5-159. RX HD3 vs DSA Setting and Temperature at 3.6 GHz**




With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 5-160. RX HD3 vs Input Level and Channel at 3.6 GHz**


### 5.12.5 RX Typical Characteristics 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 5-161. RX HD3 vs Input Level and Temperature at 3.6 GHz**




External clock mode, 2x Decimation

**Figure 5-162. RX HD3 vs Input Level at 3.76 GHz**




External clock mode, 25°C, 2x Decimation

**Figure 5-163. RX HD3 vs Input Level**




With 3.5 GHz matching, 12.5-MHz offset from tone

**Figure 5-164. RX Noise Spectral Density vs Input Level and DSA Setting at 3.6 GHz**



External clock mode, 25°C, 2x Decimation

**Figure 5-165. RX Noise Spectral Density vs Input Level at 3.76GHz**




With 3.5 GHz matching

**Figure 5-166. RX In-Band SFDR ( $\pm 200 \text{ MHz}$ ) vs Input Level and Channel at 3.6 GHz**


### 5.12.5 RX Typical Characteristics 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




With 3.5 GHz matching

**Figure 5-167. RX SFDR Excluding HD2/3 vs DSA Setting and Channel at 3.6 GHz**




External clock mode, 20MHz tone spacing, excluding 3<sup>rd</sup> order distortion

**Figure 5-168. RX 2-tone SFDR vs Input Amplitude and DSA Setting at 3.7 GHz**



External clock mode, 20MHz tone spacing, excluding 3<sup>rd</sup> order distortion

**Figure 5-169. RX 2-tone SFDR vs Input Amplitude and Frequency at 3.7 GHz**




With 3.6 GHz matching, -7 dBFS each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages

**Figure 5-170. RX IMD3 vs Supply Voltage and Channel at 3.6 GHz**


### 5.12.5 RX Typical Characteristics 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 4 dB.



With 3.6 GHz matching,  $-7\text{ dBFS}$  each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages

**Figure 5-171. RX IMD5 vs Supply Voltage and Channel at 3.6 GHz**




With 3.6 GHz matching, tone at  $-20\text{ dBFS}$ , 12.5-MHz offset frequency, all supplies at MIN, TYP, or MAX recommended operating voltages

**Figure 5-172. RX Noise Spectral Density vs Supply Voltage and Channel at 3.6 GHz**


### 5.12.6 RX Typical Characteristics 4.9 GHz

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




With matching, normalized to power at 4.9GHz for each DSA setting

**Figure 5-173. RX Inband Gain Flatness,  $f_{\text{IN}} = 4900 \text{ MHz}$**




With 4.9 GHz matching, normalized to fullscale at  $25^\circ\text{C}$  for each channel

**Figure 5-174. RX Input Fullscale vs Temperature and Channel at 4.9 GHz**



With 4.9 GHz matching, normalized to phase at  $25^\circ\text{C}$


**Figure 5-175. RX Input Phase vs Temperature and DSA at  $f_{\text{OUT}} = 4.9 \text{ GHz}$**



With 4.9 GHz matching

Differential Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting} - 1) - P_{\text{IN}}(\text{DSA Setting}) + 1$


**Figure 5-176. RX Uncalibrated Differential Amplitude Error vs DSA Setting at 4.9 GHz**



With 4.9 GHz matching

Differential Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting} - 1) - P_{\text{IN}}(\text{DSA Setting}) + 1$

**Figure 5-177. RX Calibrated Differential Amplitude Error vs DSA Setting at 4.9 GHz**




With 4.9 GHz matching

Integrated Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

**Figure 5-178. RX Uncalibrated Integrated Amplitude Error vs DSA Setting at 4.9 GHz**

### 5.12.6 RX Typical Characteristics 4.9 GHz (continued)


Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 4 dB.



With 4.9 GHz matching

Integrated Amplitude Error =  $P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$


**Figure 5-179. RX Calibrated Integrated Amplitude Error vs DSA Setting at 4.9 GHz**



With 4.9 GHz matching

Differential Phase Error =  $\text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$


**Figure 5-180. RX Uncalibrated Differential Phase Error vs DSA Setting at 4.9 GHz**



With 4.9 GHz matching

Differential Phase Error =  $\text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$

**Figure 5-181. RX Calibrated Differential Phase Error vs DSA Setting at 4.9 GHz**




With 4.9 GHz matching

Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

**Figure 5-182. RX Uncalibrated Integrated Phase Error vs DSA Setting at 4.9 GHz**


### 5.12.6 RX Typical Characteristics 4.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$ , DSA setting = 4 dB.




With 4.9 GHz matching  
Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

**Figure 5-183. RX Calibrated Integrated Phase Error vs DSA Setting at 4.9 GHz**




With 4.9 GHz matching,  $f_{\text{IN}} = 4910 \text{ MHz}$ ,  $A_{\text{IN}} = -3 \text{ dBFS}$

**Figure 5-184. RX Output FFT at 4.9 GHz**




With 4.9 GHz matching, 12.5-MHz offset from tone

**Figure 5-185. RX Noise Spectral Density vs Temperature at 4.9 GHz**




With 4.9 GHz matching, DSA Setting = 12 dB, 12.5-MHz offset from tone

**Figure 5-186. RX Noise Spectral Density vs Input Amplitude and Temperature at 4.9 GHz**



With 4.9 GHz matching, 12.5-MHz offset from tone

**Figure 5-187. RX Noise Spectral Density vs Input Amplitude and Channel at 4.9 GHz**




With 4.9 GHz matching, each tone  $-7 \text{ dBFS}$ , tone spacing = 20 MHz

**Figure 5-188. RX IMD3 vs DSA Setting and Temperature at 4.9 GHz**


### 5.12.6 RX Typical Characteristics 4.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 4 dB.




With 4.9 GHz matching, tone spacing = 20 MHz, DSA = 4 dB

**Figure 5-189. RX IMD3 vs Input Level and Temperature at 4.9 GHz**




With 4.9 GHz matching, tone spacing = 20 MHz, DSA = 12 dB

**Figure 5-190. RX IMD3 vs Input Level and Temperature at 4.9 GHz**




With 4.9 GHz matching, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

**Figure 5-191. RX HD2 vs DSA Setting and Channel at 4.9 GHz**




With 4.9 GHz matching, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

**Figure 5-192. RX HD2 vs DSA and Temperature at 4.9 GHz**



With 4.9 GHz matching, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

**Figure 5-193. RX HD2 vs Input Level and Temperature at 4.9 GHz**




With 4.9 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 5-194. RX HD3 vs DSA Setting and Channel at 4.9 GHz**


### 5.12.6 RX Typical Characteristics 4.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 4 dB.




With 4.9 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 5-195. RX HD3 vs DSA Setting and Temperature at 4.9 GHz**




With 4.9 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 5-196. RX HD3 vs Input Level and Channel at 4.9 GHz**




With 4.9 GHz matching, DDC bypass mode (TI only mode for characterization)

**Figure 5-197. RX HD3 vs Input Level and Temperature at 4.9 GHz**




With 4.9 GHz matching, decimate by 3

**Figure 5-198. RX In-Band SFDR (±400 MHz) vs Input Amplitude and Channel at 4.9 GHz**



With 4.9 GHz matching

**Figure 5-199. RX Non-HD2/3 vs DSA Setting at 4.9 GHz**




With 4.9 GHz matching, -7 dBFS each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages

**Figure 5-200. RX IMD3 vs Supply and Channel at 4.9 GHz**

### 5.12.6 RX Typical Characteristics 4.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ , ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with  $f_{\text{REF}} = 491.52\text{ MHz}$ ,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 4 dB.



With 4.9 GHz matching, 12.5-MHz offset, all supplies at MIN, TYP, or MAX recommended operating voltages

Figure 5-201. RX Noise Spectral Density vs Supply and Channel at 4.9 GHz

### 5.12.7 RX Typical Characteristics 6.8 GHz

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30 MHz: ADC Sampling Rate = 3000MSPS, output sample rate = 500 MSPS (decimate by 6x), External clock mode,  $A_{\text{IN}} = -3\text{ dBFS}$ , DSA setting = 3 dB.




Figure 5-202. RX In-Band Gain Flatness




Figure 5-203. RX Uncalibrated Differential Amplitude Error at 6.851 GHz




Figure 5-204. RX Calibrated Differential Amplitude Error at 6.851 GHz





Figure 5-205. RX Uncalibrated Integrated Amplitude Error at 6.851 GHz


### 5.12.7 RX Typical Characteristics 6.8 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30 MHz: ADC Sampling Rate = 3000MSPS, output sample rate = 500 MSPS (decimate by 6x), External clock mode,  $A_{IN} = -3$  dBFS, DSA setting = 3 dB.




Calibrated at  $25^\circ\text{C}$ , held at  $-40$  and  $110^\circ\text{C}$

**Figure 5-206. RX Calibrated Integrated Amplitude Error at 6.851 GHz**




**Figure 5-207. RX Uncalibrated Differential Phase Error at 6.851 GHz**




Calibrated at  $25^\circ\text{C}$ , held at  $-40$  and  $110^\circ\text{C}$

**Figure 5-208. RX Calibrated Differential Phase Error at 6.851 GHz**




**Figure 5-209. RX Uncalibrated Integrated Phase Error at 6.851 GHz**



Calibrated at  $25^\circ\text{C}$ , held at  $-40$  and  $110^\circ\text{C}$

**Figure 5-210. RX Calibrated Integrated Phase Error at 6.851 GHz**




$F_{NCO} = 7.1$  GHz


**Figure 5-211. Single Tone RX Output FFT at 7.11 GHz and -1 dBFS**

### 5.12.7 RX Typical Characteristics 6.8 GHz (continued)


Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30 MHz: ADC Sampling Rate = 3000MSPS, output sample rate = 500 MSPS (decimate by 6x), External clock mode,  $A_{IN} = -3$  dBFS, DSA setting = 3 dB.




**Figure 5-212. Single Tone RX Output FFT at 7.11 GHz and -3 dBFS**




**Figure 5-213. Single Tone RX Output FFT at 7.11 GHz and -6 dBFS**




**Figure 5-214. Single Tone RX Output FFT at 7.11 GHz and -12 dBFS**



**Figure 5-215. Single Tone RX Output FFT at 7.11 GHz and -30 dBFS**



**Figure 5-216. Single Tone RX Output FFT at 7.1 GHz and -60 dBFS**



**Figure 5-217. Dual Tone RX Output FFT at 7.1 GHz and -12 dBFS per Tone**

### 5.12.7 RX Typical Characteristics 6.8 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30 MHz: ADC Sampling Rate = 3000MSPS, output sample rate = 500 MSPS (decimate by 6x), External clock mode,  $A_{IN} = -3$  dBFS, DSA setting = 3 dB.




Figure 5-218. Dual Tone RX Output FFT at 7.1 GHz and -30 dBFS per Tone








Figure 5-219. Dual Tone RX Output FFT at 7.1 GHz and -60 dBFS per Tone



### 5.12.7 RX Typical Characteristics 6.8 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30 MHz: ADC Sampling Rate = 3000MSPS, output sample rate = 500 MSPS (decimate by 6x), External clock mode,  $A_{IN} = -3\text{ dBFS}$ , DSA setting = 3 dB.




Figure 5-224. RX NSD vs DSA Setting at 6.851 GHz




Figure 5-225. RX HD2 vs Input Amplitude at 6.851 GHz




Figure 5-226. RX HD2 vs Input Amplitude at 6.851 GHz




Figure 5-227. RX HD2 vs Input Amplitude at 6.851 GHz




Figure 5-228. RX HD2 vs DSA Setting at 6.851 GHz






Figure 5-229. RX HD3 vs Input Amplitude at 6.851 GHz

### 5.12.7 RX Typical Characteristics 6.8 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$ . Default conditions at 30 MHz: ADC Sampling Rate = 3000MSPS, output sample rate = 500 MSPS (decimate by 6x), External clock mode,  $A_{IN} = -3$  dBFS, DSA setting = 3 dB.




**Figure 5-230. RX HD3 vs DSA Setting at 6.851 GHz**



100 MHz tone spacing, excluding 3<sup>rd</sup> order distortion


**Figure 5-231. RX 2-tone SFDR vs Input Amplitude at 6.85 GHz**



**Figure 5-232. RX Additive Phase Noise at 6.85 GHz**


### 5.12.8 TX Typical Characteristics at 30 MHz and 400 MHz

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




including PCB and cable losses

**Figure 5-233. TX Output Fullscale vs Output Frequency: 5 MHz - 600 MHz**




including PCB and cable losses

**Figure 5-234. TX Output Fullscale vs Temperature at 30 MHz**




including PCB and cable losses

**Figure 5-235. TX Output Fullscale vs DSA Setting at 30 MHz**




Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 5-236. Uncalibrated TX Differential Gain Error (DNL) at 30 MHz**



Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 5-237. Calibrated TX Differential Gain Error (DNL) at 30MHz**




Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 5-238. Calibrated TX Differential Gain Error (DNL) at 30 MHz**


### 5.12.8 TX Typical Characteristics at 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




$$\text{Integrated Gain Error} = P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSASetting} = 0) + (\text{DSA Setting})$$

**Figure 5-239. Uncalibrated TX Integrated Gain Error (INL) at 30 MHz**




$$\text{Integrated Gain Error} = P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSASetting} = 0) + (\text{DSA Setting})$$

**Figure 5-240. Calibrated TX Integrated Gain Error (INL) at 30 MHz**




$$\text{Differential Phase Error} = \text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$$

**Figure 5-241. Uncalibrated TX Differential Phase Error (DNL) at 30 MHz**




$$\text{Differential Phase Error} = \text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$$

**Figure 5-242. Calibrated TX Differential Phase Error (DNL) at 30 MHz**



$$\text{Integrated Phase Error} = \text{Phase}_{\text{OUT}}(\text{DSA Setting}) - \text{Phase}_{\text{OUT}}(\text{DSASetting} = 0)$$

**Figure 5-243. Uncalibrated TX Integrated Phase Error (INL) at 30 MHz**



$$\text{Integrated Phase Error} = \text{Phase}_{\text{OUT}}(\text{DSA Setting}) - \text{Phase}_{\text{OUT}}(\text{DSASetting} = 0)$$

**Figure 5-244. Calibrated TX Integrated Phase Error (INL) at 30 MHz**

### 5.12.8 TX Typical Characteristics at 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated.




Figure 5-245. Single Tone Spectrum at 5 MHz and -1 dBFS (0 - 100 MHz)




Figure 5-246. Single Tone Spectrum at 5 MHz and -6d BFS (0 - 100 MHz)




Figure 5-247. Single Tone Spectrum at 5 MHz and -12 dBFS (0 - 100 MHz)




Figure 5-248. Single Tone Spectrum at 5 MHz and -30 dBFS (0 - 100 MHz)




Figure 5-249. Single Tone Spectrum at 5 MHz and -60 dBFS (0 - 100 MHz)




Figure 5-250. Single Tone Spectrum at 30 MHz and -1 dBFS (Nyquist)

### 5.12.8 TX Typical Characteristics at 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated.




Figure 5-251. Single Tone Spectrum at 30 MHz and -1 dBFS (0 - 100 MHz)




Figure 5-252. Single Tone Spectrum at 30 MHz and -6 dBFS (Nyquist)




Figure 5-253. Single Tone Spectrum at 30 MHz and -6 dBFS (0 - 100 MHz)




Figure 5-254. Single Tone Spectrum at 30 MHz and -12 dBFS (Nyquist)




Figure 5-255. Single Tone Spectrum at 30 MHz and -12 dBFS (0 - 100 MHz)




Figure 5-256. Single Tone Spectrum at 30 MHz and -30 dBFS (Nyquist)

### 5.12.8 TX Typical Characteristics at 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated.




Figure 5-257. Single Tone Spectrum at 30 MHz and -30 dBFS (0 - 100 MHz)




Figure 5-258. Single Tone Spectrum at 30 MHz and -60 dBFS (Nyquist)




Figure 5-259. Single Tone Spectrum at 30 MHz and -60 dBFS (0 - 100 MHz)




Figure 5-260. Dual Tone Spectrum at 30 MHz and -7 dBFS (0 - 100 MHz)




Figure 5-261. Dual Tone Spectrum at 30 MHz and -13 dBFS (0 - 100 MHz)






Figure 5-262. Dual Tone Spectrum at 30 MHz and -30 dBFS (0 - 100 MHz)

### 5.12.8 TX Typical Characteristics at 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated.




**Figure 5-263. Dual Tone Spectrum at 30 MHz and -60d BFS (0 - 100 MHz)**




measured at +50 MHz offset

**Figure 5-264. Noise Spectral Density vs Digital Amplitude at 30 MHz**




measured at +50 MHz offset


**Figure 5-265. Noise Spectral Density vs DSA Setting at 30 MHz**



**Figure 5-266. IMD3 vs DSA Setting at 30 MHz**




**Figure 5-267. HD2 vs Frequency 0 - 200 MHz**



**Figure 5-268. HD3 vs Frequency 0 - 200 MHz**


### 5.12.8 TX Typical Characteristics at 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated.




including PCB and cable losses

**Figure 5-269. TX Output Fullscale vs Temperature at 400 MHz**




including PCB and cable losses

**Figure 5-270. TX Output Fullscale vs DSA Setting at 400 MHz**




Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 5-271. Uncalibrated TX Differential Gain Error (DNL) at 400 MHz**




Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 5-272. Calibrated TX Differential Gain Error (DNL) at 400 MHz**



Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSASetting} = 0) + (\text{DSA Setting})$

**Figure 5-273. Uncalibrated TX Integrated Gain Error (INL) at 400 MHz**




Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSASetting} = 0) + (\text{DSA Setting})$

**Figure 5-274. Calibrated TX Integrated Gain Error (INL) at 400 MHz**


### 5.12.8 TX Typical Characteristics at 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




$$\text{Differential Phase Error} = \text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$$

**Figure 5-275. Uncalibrated TX Differential Phase Error (DNL) at 400 MHz**




$$\text{Differential Phase Error} = \text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$$

**Figure 5-276. Calibrated TX Differential Phase Error (DNL) at 400 MHz**




$$\text{Integrated Phase Error} = \text{Phase}_{\text{OUT}}(\text{DSA Setting}) - \text{Phase}_{\text{OUT}}(\text{DSASetting} = 0)$$

**Figure 5-277. Uncalibrated TX Integrated Phase Error (INL) at 400 MHz**




$$\text{Integrated Phase Error} = \text{Phase}_{\text{OUT}}(\text{DSA Setting}) - \text{Phase}_{\text{OUT}}(\text{DSASetting} = 0)$$

**Figure 5-278. Calibrated TX Integrated Phase Error (INL) at 400 MHz**



**Figure 5-279. Single Tone Spectrum at 400 MHz and -1 dBFS (Nyquist)**



**Figure 5-280. Single Tone Spectrum at 400 MHz and -1 dBFS (±100MHz)**

### 5.12.8 TX Typical Characteristics at 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated.




Figure 5-281. Single Tone Spectrum at 400 MHz and -6 dBFS (Nyquist)




Figure 5-282. Single Tone Spectrum at 400 MHz and -6 dBFS (±100MHz)




Figure 5-283. Single Tone Spectrum at 400 MHz and -12 dBFS (Nyquist)




Figure 5-284. Single Tone Spectrum at 400 MHz and -12 dBFS (±100MHz)




Figure 5-285. Single Tone Spectrum at 400 MHz and -30 dBFS (Nyquist)




Figure 5-286. Single Tone Spectrum at 400 MHz and -30 dBFS (±100MHz)

### 5.12.8 TX Typical Characteristics at 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated.




Figure 5-287. Single Tone Spectrum at 400 MHz and -60 dBFS (Nyquist)






Figure 5-288. Single Tone Spectrum at 400 MHz and -60 dBFS (±100MHz)




Tone Spacing = 4 MHz

Figure 5-289. Dual Tone Spectrum at 400 MHz and -7 dBFS (Nyquist)




Tone Spacing = 4 MHz

Figure 5-290. Dual Tone Spectrum at 400 MHz and -7 dBFS (±100MHz)



Tone Spacing = 4 MHz

Figure 5-291. Dual Tone Spectrum at 400 MHz and -13 dBFS (Nyquist)




Tone Spacing = 4 MHz

Figure 5-292. Dual Tone Spectrum at 400 MHz and -13 dBFS (±100 MHz)


### 5.12.8 TX Typical Characteristics at 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated.




Tone Spacing = 4 MHz

**Figure 5-293. Dual Tone Spectrum at 400 MHz and -30 dBFS (Nyquist)**




Tone Spacing = 4 MHz

**Figure 5-294. Dual Tone Spectrum at 400 MHz and -30 dBFS (±100MHz)**




Tone Spacing = 4 MHz

**Figure 5-295. Dual Tone Spectrum at 400 MHz and -60 dBFS (Nyquist)**




Tone Spacing = 4 MHz

**Figure 5-296. Dual Tone Spectrum at 400 MHz and -60 dBFS (±100MHz)**



measured at 50 MHz offset

**Figure 5-297. Noise Spectral Density vs Digital Amplitude at 400 MHz**




measured at 50 MHz offset

**Figure 5-298. Noise Spectral Density vs DSA Setting at 400 MHz**


### 5.12.8 TX Typical Characteristics at 30 MHz and 400 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Default conditions: TX input data rate = 125 MSPS,  $f_{\text{DAC}} = 6000$  MSPS (48x interpolation), interleave mode, 1<sup>st</sup> Nyquist zone output, PLL clock mode with  $f_{\text{REF}} = 500$  MHz. Additional default conditions for all plots,  $A_{\text{OUT}} = -1$  dBFS, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.



Tone Spacing = 4 MHz

Figure 5-299. IMD3 vs Digital Amplitude at 400 MHz



Tone Spacing = 4 MHz

Figure 5-300. IMD3 vs DSA Setting at 400 MHz




Figure 5-301. HD2 vs Amplitude at 400 MHz





Figure 5-302. HD3 vs Amplitude at 400 MHz


### 5.12.9 TX Typical Characteristics at 800 MHz

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




Including PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 0.8 GHz matching

**Figure 5-303. TX Full Scale vs RF Frequency and Channel at 5898.24 MSPS, Straight Mode**




Including PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 0.8 GHz matching

**Figure 5-304. TX Full Scale vs RF Frequency and Channel at 8847.36 MSPS, Straight Mode**




Including PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 0.8 GHz matching

**Figure 5-305. TX Full Scale vs RF Frequency and Channel at 5898.24 MSPS, Interleave Mode**




Including PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 0.8 GHz matching

**Figure 5-306. TX Full Scale vs RF Frequency and Channel at 8847.36 MSPS, Interleave Mode**



Including PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 0.8 GHz matching

**Figure 5-307. TX Full Scale vs RF Frequency and Channel at 11796.48 MSPS, Interleave Mode**




including PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 0.8 GHz matching

**Figure 5-308. TX Output Fullscale vs Output Frequency**


### 5.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




including PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 0.8 GHz matching

**Figure 5-309. TX Output Fullscale vs Temperature**




$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{out}} = -0.5$  dBFS, matching 0.8 GHz

**Figure 5-310. TX Output Power vs DSA Setting and Channel at 0.85 GHz**



$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 5-311. TX Uncalibrated Differential Gain Error vs DSA Setting and Channel at 0.85 GHz**




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 5-312. TX Calibrated Differential Gain Error vs DSA Setting and Channel at 0.85 GHz**


### 5.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
 Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + \text{DSA Settings}$

**Figure 5-313. TX Uncalibrated Integrated Gain Error vs DSA Setting and Channel at 0.85 GHz**




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
 Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + \text{DSA Setting}$

**Figure 5-314. TX Calibrated Integrated Gain Error vs DSA Setting and Channel at 0.85 GHz**



$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
 Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 5-315. TX Uncalibrated Differential Gain Error vs DSA Setting and Temperature at 0.85 GHz**




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
 Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 5-316. TX Calibrated Differential Gain Error vs DSA Setting and Temperature at 0.85 GHz**


### 5.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + \text{DSA Setting}$

**Figure 5-317. TX Uncalibrated Integrated Gain Error vs DSA Setting and Temperature at 0.85 GHz**




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + \text{DSA Setting}$

**Figure 5-318. TX Calibrated Integrated Gain Error vs DSA Setting and Temperature at 0.85 GHz**



$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

**Figure 5-319. TX Uncalibrated Differential Phase Error vs DSA Setting and Channel at 0.85 GHz**




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$   
Phase DNL spike may occur at any DSA setting.

**Figure 5-320. TX Calibrated Differential Phase Error vs DSA Setting and Channel at 0.85 GHz**


### 5.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
Integrated Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting}) - \text{Phase}_{\text{OUT}}(\text{DSA Setting} = 0)$

**Figure 5-321. TX Uncalibrated Integrated Phase Error vs DSA Setting and Channel at 0.85 GHz**




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
Integrated Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting}) - \text{Phase}_{\text{OUT}}(\text{DSA Setting} = 0)$

**Figure 5-322. TX Calibrated Integrated Phase Error vs DSA Setting and Channel at 0.85 GHz**



$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 5-323. TX Uncalibrated Differential Phase Error vs DSA Setting and Temperature at 0.85 GHz**




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz, channel with the median variation over DSA setting at  $25^\circ\text{C}$   
Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 5-324. TX Calibrated Differential Phase Error vs DSA Setting and Temperature at 0.85 GHz**


### 5.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated.




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
Integrated Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting}) - \text{Phase}_{\text{OUT}}(\text{DSA Setting} = 0)$

**Figure 5-325. TX Uncalibrated Integrated Phase Error vs DSA Setting and Temperature at 0.85 GHz**




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz  
Integrated Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting}) - \text{Phase}_{\text{OUT}}(\text{DSA Setting} = 0)$

**Figure 5-326. TX Calibrated Integrated Phase Error vs DSA Setting and Temperature at 0.85 GHz**




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, matching at 0.8 GHz,  
 $P_{\text{OUT}} = -13$  dBFS

**Figure 5-327. TX Output Noise vs Channel and Attenuation at 0.85 GHz**




$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $f_{\text{CENTER}} = 0.85$  GHz,  
matching at 0.8 GHz,  $-13$  dBFS each tone

**Figure 5-328. TX IMD3 vs DSA Setting at 0.85 GHz**



$f_{\text{DAC}} = 5898.24$  MSPS, straight mode,  $f_{\text{CENTER}} = 0.85$  GHz,  
matching at 0.8 GHz,  $-13$  dBFS each tone

**Figure 5-329. TX IMD3 vs Tone Spacing and Channel at 0.85 GHz**




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode,  $f_{\text{CENTER}} = 0.85$  GHz,  
matching at 0.8 GHz,  $-13$  dBFS each tone

**Figure 5-330. TX IMD3 vs Tone Spacing and Channel at 0.85 GHz**


### 5.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $f_{\text{CENTER}} = 0.85$  GHz, matching at 0.8 GHz, -13 dBFS each tone

**Figure 5-331. TX IMD3 vs Tone Spacing and Channel at 0.85 GHz**




$f_{\text{DAC}} = 5898.24$  MSPS, straight mode,  $f_{\text{CENTER}} = 0.85$  GHz, matching at 0.8 GHz, -13 dBFS each tone, worst channel

**Figure 5-332. TX IMD3 vs Tone Spacing and Temperature at 0.85 GHz**




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode,  $f_{\text{CENTER}} = 0.85$  GHz, matching at 0.8 GHz, -13 dBFS each tone, worst channel

**Figure 5-333. TX IMD3 vs Tone Spacing and Temperature at 0.85 GHz**




$f_{\text{DAC}} = 11796.48$  MSPS, straight mode,  $f_{\text{CENTER}} = 0.85$  GHz, matching at 0.8 GHz, -13 dBFS each tone, worst channel

**Figure 5-334. TX IMD3 vs Tone Spacing and Temperature at 0.85 GHz**



$f_{\text{DAC}} = 5898.24$  MSPS, straight mode,  $f_{\text{CENTER}} = 0.85$  GHz,  $f_{\text{SPACING}} = 20$  MHz, matching at 0.8 GHz

**Figure 5-335. TX IMD3 vs Digital Level at 0.85 GHz**




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode,  $f_{\text{CENTER}} = 0.85$  GHz,  $f_{\text{SPACING}} = 20$  MHz, matching at 0.8 GHz

**Figure 5-336. TX IMD3 vs Digital Level at 0.85 GHz**


### 5.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $f_{\text{CENTER}} = 0.85$  GHz,  
 $f_{\text{SPACING}} = 20$  MHz, matching at 0.8 GHz

Figure 5-337. TX IMD3 vs Digital Level at 0.85 GHz




Matching at 0.8 GHz, Single tone,  $f_{\text{DAC}} = 11.79648$  GSPS,  
interleave mode, 40-MHz offset, DSA = 0dB

Figure 5-338. TX Single Tone Output Noise vs Frequency and Amplitude at 0.85 GHz




TM1.1,  $P_{\text{OUT\_RMS}} = -13$  dBFS

Figure 5-339. TX 20-MHz LTE Output Spectrum at 0.85 GHz




Matching at 0.8 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 5-340. TX 20-MHz LTE ACPR vs Digital Level at 0.85 GHz



Matching at 0.8 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 5-341. TX 20-MHz LTE alt-ACPR vs Digital Level at 0.85 GHz




Matching at 0.8 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 5-342. TX 20-MHz LTE alt2-ACPR vs Digital Level at 0.85 GHz


### 5.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




Matching at 0.8 GHz, single carrier 20-MHz BW TM1.1 LTE

**Figure 5-343. TX 20-MHz LTE ACPR vs DSA at 0.85 GHz**




Matching at 0.8 GHz, single carrier 20-MHz BW TM1.1 LTE

**Figure 5-344. TX 20-MHz LTE alt-ACPR vs DSA at 0.85 GHz**




Matching at 0.8 GHz, single carrier 100-MHz BW TM1.1 NR

**Figure 5-345. TX 100-MHz NR ACPR vs DSA at 0.85 GHz**




Matching at 0.8 GHz, single carrier 100-MHz BW TM1.1 NR

**Figure 5-346. TX 100-MHz NR alt-ACPR vs DSA at 0.85 GHz**



Matching at 0.8 GHz,  $f_{\text{DAC}} = 5898.24$  GSPS, straight mode

**Figure 5-347. TX HD2 vs Digital Amplitude and Output Frequency at 0.85 GHz**




Matching at 0.8 GHz,  $f_{\text{DAC}} = 8847.36$  GSPS, straight mode

**Figure 5-348. TX HD2 vs Digital Amplitude and Output Frequency at 0.85 GHz**


### 5.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




Matching at 0.8 GHz,  $f_{\text{DAC}} = 5898.24$  MSPS, straight mode, normalized to output power at harmonic frequency

**Figure 5-349. TX HD3 vs Digital Amplitude and Output Frequency at 0.85 GHz**




Matching at 0.8 GHz,  $f_{\text{DAC}} = 8847.36$  MSPS, straight mode, normalized to output power at harmonic frequency

**Figure 5-350. TX HD3 vs Digital Amplitude and Output Frequency at 0.85 GHz**




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, 0.8 GHz matching, includes PCB and cable losses.  $\text{ILn} = f_s/n \pm f_{\text{OUT}}$ .

**Figure 5-351. TX Single Tone (-12 dBFS) Output Spectrum at 0.85 GHz ( $0-f_{\text{DAC}}$ )**




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, 0.8 GHz matching, includes PCB and cable losses

**Figure 5-352. TX Single Tone (-12 dBFS) Output Spectrum at 0.85 GHz ( $\pm 300$  MHz)**



$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, 0.8 GHz matching, includes PCB and cable losses.  $\text{ILn} = f_s/n \pm f_{\text{OUT}}$ .

**Figure 5-353. TX Single Tone (-6 dBFS) Output Spectrum at 0.85 GHz ( $0-f_{\text{DAC}}$ )**




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, 0.8 GHz matching, includes PCB and cable losses

**Figure 5-354. TX Single Tone (-6 dBFS) Output Spectrum at 0.85 GHz ( $\pm 300$  MHz)**


### 5.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, 0.8 GHz matching, includes PCB and cable losses.  $\text{ILN} = f_s/n \pm f_{\text{OUT}}$ .

**Figure 5-355. TX Single Tone (-1 dBFS) Output Spectrum at 0.85 GHz ( $0-f_{\text{DAC}}$ )**




$f_{\text{DAC}} = 5898.24$  MSPS, interleave mode, 0.8 GHz matching, includes PCB and cable losses

**Figure 5-356. TX Single Tone (-1 dBFS) Output Spectrum at 0.85 GHz ( $\pm 300$  MHz)**



$f_{\text{DAC}} = 5898.24$  MSPS, straight mode, 0.8 GHz matching, includes PCB and cable losses.  $\text{ILN} = f_s/n \pm f_{\text{OUT}}$  and is due to mixing with digital clocks.

**Figure 5-357. TX Single Tone (-12 dBFS) Output Spectrum at 0.85 GHz ( $0-f_{\text{DAC}}$ )**




$f_{\text{DAC}} = 5898.24$  MSPS, straight mode, 0.8 GHz matching, includes PCB and cable losses

**Figure 5-358. TX Single Tone (-12 dBFS) Output Spectrum at 0.85 GHz ( $\pm 300$  MHz)**


### 5.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated.




$f_{\text{DAC}} = 5898.24$  MSPS, straight mode, 0.8 GHz matching, includes PCB and cable losses.  $\text{ILN} = f_{\text{S}}/n \pm f_{\text{OUT}}$  and is due to mixing with digital clocks.

**Figure 5-359. TX Single Tone (-6 dBFS) Output Spectrum at 0.85 GHz ( $0-f_{\text{DAC}}$ )**




$f_{\text{DAC}} = 5898.24$  MSPS, straight mode, 0.8 GHz matching, includes PCB and cable losses

**Figure 5-360. TX Single Tone (-6 dBFS) Output Spectrum at 0.85 GHz ( $\pm 300$  MHz)**



$f_{\text{DAC}} = 5898.24$  MSPS, straight mode, 0.8 GHz matching, includes PCB and cable losses.  $\text{ILN} = f_{\text{S}}/n \pm f_{\text{OUT}}$  and is due to mixing with digital clocks.

**Figure 5-361. TX Single Tone (-1 dBFS) Output Spectrum at 0.85 GHz ( $0-f_{\text{DAC}}$ )**




$f_{\text{DAC}} = 5898.24$  MSPS, straight mode, 0.8 GHz matching, includes PCB and cable losses

**Figure 5-362. TX Single Tone (-1 dBFS) Output Spectrum at 0.85 GHz ( $\pm 300$  MHz)**


### 5.12.10 TX Typical Characteristics at 1.8 GHz

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




Matching at 1.8 GHz, Single tone,  $f_{\text{DAC}} = 11.79648$  GSps, interleave mode, 40-MHz offset

**Figure 5-363. TX Single Tone Output Noise vs Frequency and Amplitude at 1.8 GHz**




TM1.1,  $P_{\text{OUT\_RMS}} = -13$  dBFS

**Figure 5-364. TX 20-MHz LTE Output Spectrum at 1.8425 GHz**




Matching at 1.8 GHz, single carrier 20-MHz BW TM1.1 LTE

**Figure 5-365. TX 20-MHz LTE ACPR vs Digital Level at 1.8425 GHz**




Matching at 1.8 GHz, single carrier 20-MHz BW TM1.1 LTE

**Figure 5-366. TX 20-MHz LTE alt-ACPR vs Digital Level at 1.8425 GHz**



Matching at 1.8 GHz, single carrier 20-MHz BW TM1.1 LTE

**Figure 5-367. TX 20-MHz LTE alt2-ACPR vs Digital Level at 1.8425 GHz**




Matching at 1.8 GHz, single carrier 20-MHz BW TM1.1 LTE

**Figure 5-368. TX 20-MHz LTE ACPR vs DSA at 1.8 GHz**


### 5.12.10 TX Typical Characteristics at 1.8 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




Matching at 1.8 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 5-369. TX 20-MHz LTE alt-ACPR vs DSA at 1.8 GHz




Matching at 1.8 GHz,  $f_{\text{DAC}} = 11.79648$  GSPS, interleave mode, normalized to output power at harmonic frequency

Figure 5-370. TX HD2 vs Digital Amplitude and Output Frequency at 1.8 GHz




Matching at 1.8 GHz,  $f_{\text{DAC}} = 11.79648$  GSPS, interleave mode, normalized to output power at harmonic frequency

Figure 5-371. TX HD3 vs Digital Amplitude and Output Frequency at 1.8 GHz




$f_{\text{DAC}} = 8847.36$  MSPS, interleave mode, 1.8 GHz matching, includes PCB and cable losses.  $\text{ILn} = f_{\text{S}}/n \pm f_{\text{OUT}}$ .

Figure 5-372. TX Single Tone (-12 dBFS) Output Spectrum at 1.8 GHz ( $0-f_{\text{DAC}}$ )



$f_{\text{DAC}} = 8847.36$  MSPS, interleave mode, 1.8 GHz matching, includes PCB and cable losses

Figure 5-373. TX Single Tone (-12 dBFS) Output Spectrum at 1.8 GHz ( $\pm 300$  MHz)




$f_{\text{DAC}} = 8847.36$  MSPS, interleave mode, 1.8 GHz matching, includes PCB and cable losses.  $\text{ILn} = f_{\text{S}}/n \pm f_{\text{OUT}}$ .

Figure 5-374. TX Single Tone (-6 dBFS) Output Spectrum at 1.8 GHz ( $0-f_{\text{DAC}}$ )


### 5.12.10 TX Typical Characteristics at 1.8 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




$f_{\text{DAC}} = 8847.36$  MSPS, interleave mode, 1.8 GHz matching, includes PCB and cable losses

**Figure 5-375. TX Single Tone (-6 dBFS) Output Spectrum at 1.8 GHz ( $\pm 300$  MHz)**




$f_{\text{DAC}} = 8847.36$  MSPS, interleave mode, 1.8 GHz matching, includes PCB and cable losses.  $\text{ILn} = f_{\text{S}}/n \pm f_{\text{OUT}}$ .

**Figure 5-376. TX Single Tone (-1 dBFS) Output Spectrum at 1.8 GHz ( $0-f_{\text{DAC}}$ )**



$f_{\text{DAC}} = 8847.36$  MSPS, interleave mode, 1.8 GHz matching, includes PCB and cable losses

**Figure 5-377. TX Single Tone (-1 dBFS) Output Spectrum at 1.8 GHz ( $\pm 300$  MHz)**




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, 1.8 GHz matching, includes PCB and cable losses.  $\text{ILn} = f_{\text{S}}/n \pm f_{\text{OUT}}$  and is due to mixing with digital clocks.

**Figure 5-378. TX Single Tone (-12 dBFS) Output Spectrum at 1.8 GHz ( $0-f_{\text{DAC}}$ )**


### 5.12.10 TX Typical Characteristics at 1.8 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, 1.8 GHz matching, includes PCB and cable losses

**Figure 5-379. TX Single Tone (-12 dBFS) Output Spectrum at 1.8 GHz (±300 MHz)**




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, 1.8 GHz matching, includes PCB and cable losses.  $\text{ILn} = f_{\text{S}}/n \pm f_{\text{OUT}}$  and is due to mixing with digital clocks.

**Figure 5-380. TX Single Tone (-6 dBFS) Output Spectrum at 1.8 GHz (0- $f_{\text{DAC}}$ )**




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, 1.8 GHz matching, includes PCB and cable losses

**Figure 5-381. TX Single Tone (-6 dBFS) Output Spectrum at 1.8 GHz (±300 MHz)**



$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, 1.8 GHz matching, includes PCB and cable losses.  $\text{ILn} = f_{\text{S}}/n \pm f_{\text{OUT}}$  and is due to mixing with digital clocks.

**Figure 5-382. TX Single Tone (-1 dBFS) Output Spectrum at 1.8 GHz (0- $f_{\text{DAC}}$ )**




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, 1.8 GHz matching, includes PCB and cable losses

**Figure 5-383. TX Single Tone (-1 dBFS) Output Spectrum at 1.8 GHz (±300 MHz)**


### 5.12.11 TX Typical Characteristics at 2.6 GHz

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




Including PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 2.6 GHz matching

Figure 5-384. TX Full Scale vs RF Frequency at 5898.24 MSPS




Including PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 2.6 GHz matching

Figure 5-385. TX Full Scale vs RF Frequency at 8847.36 MSPS




Including PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 2.6 GHz matching

Figure 5-386. TX Full Scale vs RF Frequency at 11796.48 MSPS




$f_{\text{DAC}} = 8847.36$  MSPS, interleave mode, including PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 2.6 GHz matching

Figure 5-387. TX Output Fullscale vs Output Frequency and Channel



$f_{\text{DAC}} = 8847.36$  MSPS,  $A_{\text{out}} = -0.5$  dBFS, matching 2.6 GHz

Figure 5-388. TX Output Power vs DSA Setting and Channel at 2.6 GHz




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, matching at 2.6 GHz  
Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

Figure 5-389. TX Uncalibrated Differential Gain Error vs DSA Setting and Channel at 2.6 GHz


### 5.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, matching at 2.6 GHz  
Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 5-390. TX Calibrated Differential Gain Error vs DSA Setting and Channel at 2.6 GHz**




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, matching at 2.6 GHz  
Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

**Figure 5-391. TX Uncalibrated Integrated Gain Error vs DSA Setting and Channel at 2.6 GHz**



$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, matching at 2.6 GHz  
Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

**Figure 5-392. TX Calibrated Integrated Gain Error vs DSA Setting and Channel at 2.6 GHz**




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, matching at 2.6 GHz, channel with the median variation over DSA setting at 25°C  
Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 5-393. TX Uncalibrated Differential Gain Error vs DSA Setting and Temperature at 2.6 GHz**


### 5.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated.




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, matching at 2.6 GHz, channel with the median variation over DSA setting at 25°C  
Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 5-394. TX Calibrated Differential Gain Error vs DSA Setting and Temperature at 2.6 GHz**




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, matching at 2.6 GHz, channel with the median variation over DSA setting at 25°C  
Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

**Figure 5-395. TX Uncalibrated Integrated Gain Error vs DSA Setting and Temperature at 2.6 GHz**



$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, matching at 2.6 GHz, channel with the median variation over DSA setting at 25°C  
Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

**Figure 5-396. TX Calibrated Integrated Gain Error vs DSA Setting and Temperature at 2.6 GHz**




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, matching at 2.6 GHz  
Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

**Figure 5-397. TX Uncalibrated Differential Phase Error vs DSA Setting and Channel at 2.6 GHz**


### 5.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated.




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, matching at 2.6 GHz  
Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$   
Phase DNL spike may occur at any DSA setting.

**Figure 5-398. TX Calibrated Differential Phase Error vs DSA Setting and Channel at 2.6 GHz**




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, matching at 2.6 GHz  
Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

**Figure 5-399. TX Uncalibrated Integrated Phase Error vs DSA Setting and Channel at 2.6 GHz**



$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, matching at 2.6 GHz  
Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

**Figure 5-400. TX Calibrated Integrated Phase Error vs DSA Setting and Channel at 2.6 GHz**




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, matching at 2.6 GHz, channel with the median variation over DSA setting at  $25^\circ\text{C}$   
Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

**Figure 5-401. TX Uncalibrated Differential Phase Error vs DSA Setting and Temperature at 2.6 GHz**


### 5.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated.




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, matching at 2.6 GHz, channel with the median variation over DSA setting at  $25^\circ\text{C}$   
Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

**Figure 5-402. TX Calibrated Differential Phase Error vs DSA Setting and Temperature at 2.6 GHz**




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, matching at 2.6 GHz, channel with the medium variation over DSA setting at  $25^\circ\text{C}$   
Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

**Figure 5-403. TX Uncalibrated Integrated Phase Error vs DSA Setting and Temperature at 2.6 GHz**



$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, matching at 2.6 GHz, channel with the median variation over DSA setting at  $25^\circ\text{C}$   
Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

**Figure 5-404. TX Calibrated Integrated Phase Error vs DSA Setting and Temperature at 2.6 GHz**




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, matching at 2.6 GHz,  
 $P_{\text{OUT}} = -13$  dBFS

**Figure 5-405. TX Output Noise vs Channel and Attenuation at 2.6 GHz**


### 5.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode,  $f_{\text{CENTER}} = 2.6$  GHz, matching at 2.6 GHz, -13 dBFS each tone

**Figure 5-406. TX IMD3 vs DSA Setting at 2.6 GHz**




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode,  $f_{\text{CENTER}} = 2.6$  GHz, matching at 2.6 GHz, -13 dBFS each tone

**Figure 5-407. TX IMD3 vs Tone Spacing and Channel at 2.6 GHz**




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode,  $f_{\text{CENTER}} = 2.6$  GHz, matching at 2.6 GHz, -13 dBFS each tone, worst channel.

**Figure 5-408. TX IMD3 vs Tone Spacing and Temperature at 2.6 GHz**




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode,  $f_{\text{CENTER}} = 2.6$  GHz,  $f_{\text{SPACING}} = 20$  MHz, matching at 2.6 GHz

**Figure 5-409. TX IMD3 vs Digital Level at 2.6 GHz**



$f_{\text{DAC}} = 8847.36$  MSPS, straight mode,  $f_{\text{CENTER}} = 2.6$  GHz, matching at 2.6 GHz, -13 dBFS each tone

**Figure 5-410. TX IMD3 vs Tone Spacing and Temperature**




Matching at 2.6 GHz, Single tone,  $f_{\text{DAC}} = 11.79648$  GSPS, interleave mode, 40-MHz offset

**Figure 5-411. TX Single Tone Output Noise vs Frequency and Amplitude at 2.6 GHz**


### 5.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




TM1.1,  $P_{\text{OUT\_RMS}} = -13$  dBFS

Figure 5-412. TX 20-MHz LTE Output Spectrum at 2.6 GHz (Band 41)




Matching at 2.6 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 5-413. TX 20-MHz LTE ACPR vs Digital Level at 2.6 GHz




Matching at 2.6 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 5-414. TX 20-MHz LTE alt-ACPR vs Digital Level at 2.6 GHz




Matching at 2.6 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 5-415. TX 20-MHz LTE alt2-ACPR vs Digital Level at 2.6 GHz



Matching at 2.6 GHz, single carrier 100-MHz BW TM1.1 NR

Figure 5-416. TX 100-MHz NR ACPR vs Digital Level at 2.6 GHz




Matching at 2.6 GHz, single carrier 100-MHz BW TM1.1 NR

Figure 5-417. TX 100-MHz NR alt-ACPR vs Digital Level at 2.6 GHz


### 5.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




Matching at 2.6 GHz, single carrier 20-MHz BW TM1.1 LTE

**Figure 5-418. TX 20-MHz LTE ACPR vs DSA at 2.6 GHz**




Matching at 2.6 GHz, single carrier 20-MHz BW TM1.1 LTE

**Figure 5-419. TX 20-MHz LTE alt-ACPR vs DSA at 2.6 GHz**




Matching at 2.6 GHz, single carrier 100-MHz BW TM1.1 NR

**Figure 5-420. TX 100-MHz NR ACPR vs DSA at 2.6 GHz**




Matching at 2.6 GHz, single carrier 100-MHz BW TM1.1 NR

**Figure 5-421. TX 100-MHz NR alt-ACPR vs DSA at 2.6 GHz**



Matching at 2.6 GHz,  $f_{\text{DAC}} = 11.79648$  GSPS, interleave mode, normalized to output power at harmonic frequency

**Figure 5-422. TX HD2 vs Digital Amplitude and Output Frequency at 2.6 GHz**




Matching at 2.6 GHz,  $f_{\text{DAC}} = 11.79648$  GSPS, interleave mode, normalized to output power at harmonic frequency

**Figure 5-423. TX HD3 vs Digital Amplitude and Output Frequency at 2.6 GHz**


### 5.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




Inband = 2600 MHz  $\pm$  600 MHz,  $f_{\text{DAC}} = 12$  GSPS, not including  $F_S/3$  and  $F_S/4$ , external clock mode, non-interleave mode

**Figure 5-424. Two Tone Inband SFDR vs Digital Amplitude at 2.6 GHz**




Inband = 2600 MHz  $\pm$  600 MHz,  $f_{\text{DAC}} = 12$  GSPS, external clock mode, non-interleave mode

**Figure 5-425. Two Tone Inband Fixed Spurs vs Digital Amplitude at 2.6 GHz**




$f_{\text{DAC}} = 8847.36$  MSPS, interleave mode, 2.6 GHz matching, includes PCB and cable losses.  $ILn = f_S/n \pm f_{\text{OUT}}$ .

**Figure 5-426. TX Single Tone (-12 dBFS) Output Spectrum at 2.6 GHz (0- $f_{\text{DAC}}$ )**




$f_{\text{DAC}} = 8847.36$  MSPS, interleave mode, 2.6 GHz matching, includes PCB and cable losses

**Figure 5-427. TX Single Tone (-12 dBFS) Output Spectrum at 2.6 GHz ( $\pm 300$  MHz)**



$f_{\text{DAC}} = 8847.36$  MSPS, interleave mode, 2.6 GHz matching, includes PCB and cable losses.  $ILn = f_S/n \pm f_{\text{OUT}}$ .

**Figure 5-428. TX Single Tone (-6 dBFS) Output Spectrum at 2.6 GHz (0- $f_{\text{DAC}}$ )**




$f_{\text{DAC}} = 8847.36$  MSPS, interleave mode, 2.6 GHz matching, includes PCB and cable losses

**Figure 5-429. TX Single Tone (-6 dBFS) Output Spectrum at 2.6 GHz ( $\pm 300$  MHz)**


### 5.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




$f_{\text{DAC}} = 8847.36$  MSPS, interleave mode, 2.6 GHz matching, includes PCB and cable losses.  $\text{ILn} = f_s/n \pm f_{\text{OUT}}$ .

**Figure 5-430. TX Single Tone (-1 dBFS) Output Spectrum at 2.6 GHz (0- $f_{\text{DAC}}$ )**




$f_{\text{DAC}} = 8847.36$  MSPS, interleave mode, 2.6 GHz matching, includes PCB and cable losses

**Figure 5-431. TX Single Tone (-1 dBFS) Output Spectrum at 2.6 GHz ( $\pm 300$  MHz)**



$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, 2.6 GHz matching, includes PCB and cable losses.  $\text{ILn} = f_s/n \pm f_{\text{OUT}}$  and is due to mixing with digital clocks.

**Figure 5-432. TX Single Tone (-12 dBFS) Output Spectrum at 2.6 GHz (0- $f_{\text{DAC}}$ )**




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, 2.6 GHz matching, includes PCB and cable losses

**Figure 5-433. TX Single Tone (-12 dBFS) Output Spectrum at 2.6 GHz ( $\pm 300$  MHz)**


### 5.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, 2.6 GHz matching, includes PCB and cable losses.  $\text{ILn} = f_s/n \pm f_{\text{OUT}}$  and is due to mixing with digital clocks.

**Figure 5-434. TX Single Tone (-6 dBFS) Output Spectrum at 2.6 GHz ( $0-f_{\text{DAC}}$ )**




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, 2.6 GHz matching, includes PCB and cable losses

**Figure 5-435. TX Single Tone (-6 dBFS) Output Spectrum at 2.6 GHz ( $\pm 300$  MHz)**




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, 2.6 GHz matching, includes PCB and cable losses.  $\text{ILn} = f_s/n \pm f_{\text{OUT}}$  and is due to mixing with digital clocks.

**Figure 5-436. TX Single Tone (-1 dBFS) Output Spectrum at 2.6 GHz ( $0-f_{\text{DAC}}$ )**




$f_{\text{DAC}} = 8847.36$  MSPS, straight mode, 2.6 GHz matching, includes PCB and cable losses

**Figure 5-437. TX Single Tone (-1 dBFS) Output Spectrum at 2.6 GHz ( $\pm 300$  MHz)**



$f_{\text{DAC}} = 9000$  MSPS, external clock mode, non-interleave mode

**Figure 5-438. TX Dual Tone Output Spectrum at 2.6 GHz, -7 dBFS each ( $0 - f_{\text{DAC}}$ )**




$f_{\text{DAC}} = 9000$  MSPS, external clock mode, non-interleave mode

**Figure 5-439. TX Dual Tone Output Spectrum at 2.6 GHz, -7 dBFS each ( $\pm 600$  MHz)**


### 5.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated.




$f_{\text{DAC}} = 9000$  MSPS, external clock mode, non-interleave mode

**Figure 5-440. TX Dual Tone Output Spectrum at 2.6 GHz, -13 dBFS each (0 -  $D_{\text{DAC}}$ )**




$f_{\text{DAC}} = 9000$  MSPS, external clock mode, non-interleave mode

**Figure 5-441. TX Dual Tone Output Spectrum at 2.6 GHz, -13dBFS each ( $\pm 600$  MHz)**




$f_{\text{DAC}} = 9000$  MSPS, external clock mode, non-interleave mode

**Figure 5-442. TX Dual Tone Output Spectrum at 2.6 GHz, -30 dBFS each (0 -  $D_{\text{DAC}}$ )**




$f_{\text{DAC}} = 9000$  MSPS, external clock mode, non-interleave mode

**Figure 5-443. TX Dual Tone Output Spectrum at 2.6 GHz, -30 dBFS each ( $\pm 600$  MHz)**



$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, 2.6 GHz matching. 40-MHz offset from tone. Output Power = -1 dBFS. All supplies simultaneously at MIN, TYP, or MAX voltages.

**Figure 5-444. TX Output Noise vs Supply Voltage at 2.6 GHz**




$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, 2.6 GHz matching. 40-MHz offset from tone. Output Power = -13 dBFS. All supplies simultaneously at MIN, TYP, or MAX voltages.

**Figure 5-445. TX IMD3 vs Supply Voltage at 2.6 GHz**


### 5.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




$f_{\text{DAC}} = 9000$  MSPS, non-interleave mode, external clock mode

Figure 5-446. IMD3 vs Tone Spacing and Channel at 2.6 GHz




$f_{\text{DAC}} = 9000$  MSPS, non-interleave mode, external clock mode

Figure 5-447. IMD3 vs Tone Spacing and Amplitude at 2.6 GHz




$f_{\text{DAC}} = 9000$  MSPS, non-interleave mode, external clock mode

Figure 5-448. IMD3 vs Digital Amplitude and Channel at 2.6 GHz




$f_{\text{DAC}} = 9000$  MSPS, non-interleave mode, external clock mode

Figure 5-449. IMD3 vs Digital Amplitude and Temperature at 2.6 GHz



$f_{\text{DAC}} = 9000$  MSPS, non-interleave mode, external clock mode, 50MHz offset

Figure 5-450. NSD vs Digital Amplitude and Channel at 2.6 GHz




$f_{\text{DAC}} = 9000$  MSPS, non-interleave mode, external clock mode, 50MHz offset

Figure 5-451. NSD vs Digital Amplitude and Temperature at 2.6 GHz

### 5.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated.




$f_{\text{DAC}} = f_{\text{CLK}} = 9000$  MSPS, non-interleave mode

**Figure 5-452. External Clock Additive Phase Noise at 2.6 GHz**


### 5.12.12 TX Typical Characteristics at 3.5 GHz

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




$A_{\text{out}} = -0.5$  dBFS, 3.5 GHz Matching, included PCB and cable losses

Figure 5-453. TX Output Power vs DSA Setting at 3.5 GHz




$A_{\text{out}} = -0.5$  dBFS, 3.5 GHz Matching, included PCB and cable losses

Figure 5-454. TX Output Power vs Frequency




3.5 GHz Matching, included PCB and cable losses  
Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

Figure 5-455. TX Uncalibrated Differential Gain Error vs DSA Setting and Channel at 3.5 GHz




3.5 GHz Matching, included PCB and cable losses  
Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

Figure 5-456. TX Calibrated Differential Gain Error vs DSA Setting and Channel at 3.5 GHz



3.5 GHz Matching, included PCB and cable losses  
Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

Figure 5-457. TX Uncalibrated Integrated Gain Error vs DSA Setting and Channel at 3.5 GHz




3.5 GHz Matching, included PCB and cable losses  
Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

Figure 5-458. TX Calibrated Integrated Gain Error vs DSA Setting and Channel at 3.5 GHz


### 5.12.12 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated.




3.5 GHz Matching, included PCB and cable losses  
Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

**Figure 5-459. TX Uncalibrated Differential Phase Error vs DSA Setting and Channel at 3.5 GHz**




3.5 GHz Matching, included PCB and cable losses  
Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$ . Phase DNL spike may occur at any DSA setting.

**Figure 5-460. TX Calibrated Differential Phase Error vs DSA Setting and Channel at 3.5 GHz**



3.5 GHz Matching, included PCB and cable losses  
Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

**Figure 5-461. TX Uncalibrated Integrated Phase Error vs DSA Setting and Channel at 3.5 GHz**




3.5 GHz Matching, included PCB and cable losses  
Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

**Figure 5-462. TX Calibrated Integrated Phase Error vs DSA Setting and Channel at 3.5 GHz**

### 5.12.12 TX Typical Characteristics at 3.5 GHz (continued)


Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.



3.5 GHz Matching, 1TX

Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$


**Figure 5-463. TX Uncalibrated Differential Gain Error vs DSA Setting and Temperature at 3.5 GHz**



3.5 GHz Matching, 1TX, Calibrated at 25°C

Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$


**Figure 5-464. TX Calibrated Differential Gain Error vs DSA Setting and Temperature at 3.5 GHz**



3.5 GHz Matching, 1TX

Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

**Figure 5-465. TX Uncalibrated Integrated Gain Error vs DSA Setting and Temperature at 3.5 GHz**




3.5 GHz Matching, 1TX, Calibrated at 25°C

Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

**Figure 5-466. TX Calibrated Integrated Gain Error vs DSA Setting and Temperature at 3.5 GHz**

### 5.12.12 TX Typical Characteristics at 3.5 GHz (continued)


Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated.



3.5 GHz Matching, 1TX

Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$


**Figure 5-467. TX Uncalibrated Differential Phase Error vs DSA setting and temperature at 3.5 GHz**



3.5 GHz Matching, 1TX, Calibrated at 25°C

Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$


**Figure 5-468. TX Calibrated Differential Phase Error vs DSA Setting and Temperature at 3.5 GHz**



3.5 GHz Matching, 1TX

Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting}=0)$


**Figure 5-469. TX Uncalibrated Integrated Phase Error vs DSA Setting and Temperature at 3.5 GHz**



3.5 GHz Matching, 1TX, Calibrated at 25°C


Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting}=0)$

**Figure 5-470. TX Calibrated Integrated Phase Error vs DSA Setting and Temperature at 3.5 GHz**



A.  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, matching at 3.5 GHz,  $A_{\text{out}} = -13$  dBFS.

**Figure 5-471. TX NSD vs DSA Setting at 3.5 GHz**




A.  $f_{\text{DAC}} = 12$  MSPS, external clock mode, non-interleave mode

**Figure 5-472. TX NSD vs Digital Amplitude and Temperature at 3.75 GHz**


### 5.12.12 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




A.  $f_{\text{DAC}} = 12$  MSPS, external clock mode, non-interleave mode

**Figure 5-473. TX NSD vs Digital Amplitude and Channel at 3.75 GHz**




20-MHz tone spacing, 3.5 GHz Matching, -13 dBFS each tone, included PCB and cable losses

**Figure 5-474. TX IMD3 vs DSA Setting at 3.5 GHz**




20-MHz tone spacing, 3.5 GHz Matching

**Figure 5-475. TX IMD3 vs Digital Amplitude and Channel at 3.5 GHz**




50-MHz tone spacing, external clock mode, non-interleave mode

**Figure 5-476. TX IMD3 vs Tone Spacing and Amplitude at 3.75 GHz**



External clock mode, non-interleave mode

**Figure 5-477. TX IMD3 vs Tone Spacing and Channel at 3.75 GHz**




50-MHz tone spacing, external clock mode, non-interleave mode

**Figure 5-478. TX IMD3 vs Digital Amplitude and Temperature at 3.75 GHz**

### 5.12.12 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




Inband = 3.75 GHz  $\pm$  600 MHz,  $f_{\text{DAC}} = 9$  GSPS, external clock mode, non-interleave mode.

**Figure 5-479. Two Tone Inband SFDR vs Digital Amplitude at 3.75 GHz**




3.5 GHz Matching, single carrier 20-MHz BW TM1.1 LTE

**Figure 5-480. TX 20-MHz LTE Output Spectrum at 3.5 GHz (Band 42)**




3.5 GHz Matching, single carrier 100-MHz BW NR TM1.1

**Figure 5-481. TX 100-MHz NR Output Spectrum at 3.5 GHz (Band 42)**




3.5 GHz Matching, single carrier 100-MHz BW NR TM1.1

**Figure 5-482. TX 2 carrier 100-MHz NR Output Spectrum at 3.45 GHz and 3.75 GHz**



3.5 GHz Matching, single carrier 20-MHz BW NR TM1.1 LTE

**Figure 5-483. TX 20-MHz LTE ACPR vs DSA Setting at 3.5 GHz**




3.5 GHz Matching, single carrier 20-MHz BW TM1.1 LTE

**Figure 5-484. TX 20-MHz LTE alt-ACPR vs DSA Setting at 3.5 GHz**


### 5.12.12 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




3.5 GHz Matching, single carrier 100-MHz BW NR TM1.1

Figure 5-485. TX 100-MHz NR ACPR vs DSA Setting at 3.5 GHz




3.5 GHz Matching, single carrier 100-MHz BW NR TM1.1

Figure 5-486. TX 100-MHz NR alt-ACPR vs DSA Setting at 3.5 GHz




3.5 GHz Matching, single carrier 20-MHz BW TM1.1 LTE

Figure 5-487. TX 20-MHz LTE ACPR vs Digital Level at 3.5 GHz




3.5 GHz Matching, single carrier 20-MHz BW TM1.1 LTE

Figure 5-488. TX 20-MHz LTE alt-ACPR vs Digital Level at 3.5 GHz



3.5 GHz Matching, single carrier 100-MHz BW NR TM1.1

Figure 5-489. TX 100-MHz NR ACPR vs Digital Level at 3.5 GHz




3.5 GHz Matching, single carrier 100-MHz BW NR TM1.1

Figure 5-490. TX 100-MHz NR alt-ACPR vs Digital Level at 3.5 GHz


### 5.12.12 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




Matching at 3.5 GHz,  $f_{\text{DAC}} = 11.79648$  GSPS, interleave mode, normalized to output power at harmonic frequency

**Figure 5-491. TX Single Tone HD2 vs Frequency and Digital Level at 3.5 GHz**




Matching at 3.5 GHz,  $f_{\text{DAC}} = 11.79648$  GSPS, interleave mode, normalized to output power at harmonic frequency. Dip is due to HD3 falling near DC.

**Figure 5-492. TX Single Tone HD3 vs Frequency and Digital Level at 3.5 GHz**




Matching at 3.5 GHz,  $f_{\text{DAC}} = 11.79648$  GSPS, interleave mode.

**Figure 5-493. TX Single Tone (-1 dBFS) Output Spectrum at 3.5 GHz (0 -  $f_{\text{DAC}}$ )**




Matching at 3.5 GHz,  $f_{\text{DAC}} = 11.79648$  GSPS, interleave mode.

**Figure 5-494. TX Single Tone (-1 dBFS) Output Spectrum at 3.5 GHz ( $\pm 300$  MHz)**



Matching at 3.5 GHz,  $f_{\text{DAC}} = 11.79648$  GSPS, interleave mode.

**Figure 5-495. TX Single Tone (-6 dBFS) Output Spectrum at 3.5 GHz (0 -  $f_{\text{DAC}}$ )**




Matching at 3.5 GHz,  $f_{\text{DAC}} = 11.79648$  GSPS, interleave mode.

**Figure 5-496. TX Single Tone (-6 dBFS) Output Spectrum at 3.5 GHz ( $\pm 300$  MHz)**


### 5.12.12 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




Matching at 3.5 GHz,  $f_{\text{DAC}} = 11.79648$  GSPS, interleave mode.

**Figure 5-497. TX Single Tone (-12 dBFS) Output Spectrum at 3.5 GHz ( $0 - f_{\text{DAC}}$ )**




Matching at 3.5 GHz,  $f_{\text{DAC}} = 11.79648$  GSPS, interleave mode.

**Figure 5-498. TX Single Tone (-12 dBFS) Output Spectrum at 3.5 GHz ( $\pm 300$  MHz)**




Matching at 3.5 GHz, 50 MHz tone spacing,  $f_{\text{DAC}} = 12$  GSPS, non-interleave mode.

**Figure 5-499. TX Dual Tone Output Spectrum at 3.75 GHz, -7 dBFS each ( $0 - f_{\text{DAC}}$ )**




Matching at 3.5 GHz, 50 MHz tone spacing,  $f_{\text{DAC}} = 12$  GSPS, non-interleave mode.

**Figure 5-500. TX Dual Tone Output Spectrum at 3.75 GHz, -7 dBFS each ( $\pm 600$  MHz)**



Matching at 3.5 GHz, 50 MHz tone spacing,  $f_{\text{DAC}} = 12$  GSPS, non-interleave mode.

**Figure 5-501. TX Dual Tone Output Spectrum at 3.75 GHz, -13 dBFS each ( $0 - f_{\text{DAC}}$ )**




Matching at 3.5 GHz, 50 MHz tone spacing,  $f_{\text{DAC}} = 12$  GSPS, non-interleave mode.

**Figure 5-502. TX Dual Tone Output Spectrum at 3.75 GHz, -13 dBFS each ( $\pm 600$  MHz)**


### 5.12.12 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated.




Matching at 3.5 GHz, 50 MHz tone spacing,  $f_{\text{DAC}} = 12$  GSPS, non-interleave mode.

**Figure 5-503. TX Dual Tone Output Spectrum at 3.75 GHz, -30 dBFS each (0 -  $f_{\text{DAC}}$ )**



Matching at 3.5 GHz, 50 MHz tone spacing,  $f_{\text{DAC}} = 12$  GSPS, non-interleave mode.

**Figure 5-504. TX Dual Tone Output Spectrum at 3.75 GHz, -30 dBFS each ( $\pm 600$  MHz)**




$f_{\text{DAC}} = f_{\text{CLK}} = 12$  GSPS, non-interleave mode.

**Figure 5-505. External Clock Additive Phase Noise at 3.7 GHz**


### 5.12.13 TX Typical Characteristics at 4.9 GHz

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




Excluding PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 4.9 GHz matching

**Figure 5-506. TX Full Scale vs RF Frequency and Channel at 11796.48 MSPS**




Excluding PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 4.9 GHz matching

**Figure 5-507. TX Full Scale vs RF Frequency and Channel at 5898.24M SPS, Mix Mode, 2nd Nyquist Zone**




Excluding PCB and cable losses,  $A_{\text{out}} = -0.5$  dBFS, DSA = 0, 4.9 GHz matching

**Figure 5-508. TX Full Scale vs RF Frequency and Channel at 8847.36 MSPS, Mix Mode, 2nd Nyquist Zone**




$f_{\text{DAC}} = 11796.48$  MSPS,  $A_{\text{out}} = -0.5$  dBFS, matching 4.9 GHz

**Figure 5-509. TX Output Power vs DSA Setting and Channel at 4.9 GHz**



$A_{\text{out}} = -0.5$  dBFS, 4.9 GHz Matching, PCB and cable losses included.

**Figure 5-510. TX Full Scale Output Power vs Temperature and Channel at 4.9 GHz**




$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, matching at 4.9 GHz  
Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 5-511. TX Uncalibrated Differential Gain Error vs DSA Setting and Channel at 4.9 GHz**


### 5.12.13 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, matching at 4.9 GHz  
Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 5-512. TX Calibrated Differential Gain Error vs DSA Setting and Channel at 4.9 GHz**




$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, matching at 4.9 GHz  
Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

**Figure 5-513. TX Uncalibrated Integrated Gain Error vs DSA Setting and Channel at 4.9 GHz**



$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, matching at 4.9 GHz  
Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

**Figure 5-514. TX Calibrated Integrated Gain Error vs DSA Setting and Channel at 4.9 GHz**




$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz  
Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

**Figure 5-515. TX Uncalibrated Differential Gain Error vs DSA Setting and Temperature at 4.9 GHz**

### 5.12.13 TX Typical Characteristics at 4.9 GHz (continued)


Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.



$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz

Differential Gain Error =  $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$


**Figure 5-516. TX Calibrated Differential Gain Error vs DSA Setting and Temperature at 4.9 GHz**



$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz

Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$


**Figure 5-517. TX Uncalibrated Integrated Gain Error vs DSA Setting and Temperature at 4.9 GHz**



$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz

Integrated Gain Error =  $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

**Figure 5-518. TX Calibrated Integrated Gain Error vs DSA Setting and Temperature at 4.9 GHz**




$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz

Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

**Figure 5-519. TX Uncalibrated Differential Phase Error vs DSA Setting and Channel at 4.9 GHz**

### 5.12.13 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz

Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

Phase DNL spike may occur at any DSA setting.


**Figure 5-520. TX Calibrated Differential Phase Error vs DSA Setting and Channel at 4.9 GHz**



$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz

Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$


**Figure 5-521. TX Uncalibrated Integrated Phase Error vs DSA Setting and Channel at 4.9 GHz**



$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz

Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

**Figure 5-522. TX Calibrated Integrated Phase Error vs DSA Setting and Channel at 4.9 GHz**




$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz

Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

**Figure 5-523. TX Uncalibrated Differential Phase Error vs DSA Setting and Temperature at 4.9 GHz**

### 5.12.13 TX Typical Characteristics at 4.9 GHz (continued)


Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated.



$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz

Differential Phase Error =  $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$


**Figure 5-524. TX Calibrated Differential Phase Error vs DSA Setting and Temperature at 4.9 GHz**



$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz

Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$


**Figure 5-525. TX Uncalibrated Integrated Phase Error vs DSA Setting and Temperature at 4.9 GHz**



$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz

Integrated Phase Error =  $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

**Figure 5-526. TX Calibrated Integrated Phase Error vs DSA Setting and Temperature at 4.9 GHz**




$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz,  $P_{\text{OUT}} = -13$  dBFS

**Figure 5-527. TX Output Noise vs Channel and Attenuation at 4.9 GHz**


### 5.12.13 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, matching at 4.9 GHz,  $A_{\text{out}} = -13$  dBFS.

**Figure 5-528. TX NSD vs Output Frequency and Digital Amplitude at 4.9 GHz (DSA = 0 dB)**




$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, matching at 4.9 GHz,  $A_{\text{out}} = -13$  dBFS.

**Figure 5-529. TX NSD vs Output Frequency and Digital Amplitude at 4.9 GHz (DSA = 6 dB)**




$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz,  $f_{\text{CENTER}} = 4.9$  GHz, -13 dBFS each tone

**Figure 5-530. TX IMD3 vs DSA Setting at 4.9 GHz**




$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz,  $f_{\text{CENTER}} = 4.9$  GHz, -13 dBFS each tone

**Figure 5-531. TX IMD3 vs Tone Spacing and Channel at 4.9 GHz**



$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz,  $f_{\text{CENTER}} = 4.9$  GHz, -13 dBFS each tone, worst channel

**Figure 5-532. TX IMD3 vs Tone Spacing and Temperature at 4.9 GHz**




$f_{\text{DAC}} = 11796.48$  MSPS, interleaved mode, matching at 4.9 GHz,  $f_{\text{CENTER}} = 4.9$  GHz,  $f_{\text{SPACING}} = 20$  MHz

**Figure 5-533. TX IMD3 vs Digital Level at 4.9 GHz**


### 5.12.13 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




TM1.1,  $P_{\text{OUT\_RMS}} = -13$  dBFS

Figure 5-534. TX 20-MHz LTE Output Spectrum at 4.9 GHz




TM1.1,  $P_{\text{OUT\_RMS}} = -13$  dBFS

Figure 5-535. TX 100-MHz NR Output Spectrum at 4.9 GHz




Matching at 4.9 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 5-536. TX 20-MHz LTE ACPR vs Digital Level at 4.9 GHz




Matching at 4.9 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 5-537. TX 20-MHz LTE alt-ACPR vs Digital Level at 4.9 GHz



Matching at 4.9 GHz, single carrier 100-MHz BW TM1.1 NR

Figure 5-538. TX 100-MHz NR ACPR vs Digital Level at 4.9 GHz




Matching at 4.9 GHz, single carrier 100-MHz BW TM1.1 NR

Figure 5-539. TX 100-MHz NR alt-ACPR vs Digital Level at 4.9 GHz


### 5.12.13 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




Matching at 4.9 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 5-540. TX 20-MHz LTE ACPR vs DSA at 4.9 GHz




Matching at 4.9 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 5-541. TX 20-MHz LTE alt-ACPR vs DSA at 4.9 GHz




Matching at 4.9 GHz, single carrier 100-MHz BW TM1.1 NR

Figure 5-542. TX 100-MHz NR ACPR vs DSA at 4.9 GHz




Matching at 4.9 GHz, single carrier 100-MHz BW TM1.1 NR

Figure 5-543. TX 100-MHz NR alt-ACPR vs DSA at 4.9 GHz



Matching at 4.9 GHz,  $f_{\text{DAC}} = 11.79648$  GSPS, interleave mode, normalized to output power at harmonic frequency

Figure 5-544. TX HD2 vs Digital Amplitude and Output Frequency at 4.9 GHz




Matching at 4.9 GHz,  $f_{\text{DAC}} = 11.79648$  GSPS, interleave mode, normalized to output power at harmonic frequency

Figure 5-545. TX HD3 vs Digital Amplitude and Output Frequency at 4.9 GHz


### 5.12.13 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated.




$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, 4.9 GHz matching, includes PCB and cable losses.  $\text{ILn} = f_{\text{S}}/n \pm f_{\text{OUT}}$ .

**Figure 5-546. TX Single Tone (-1 dBFS) Output Spectrum at 4.9 GHz ( $0-f_{\text{DAC}}$ )**




$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, 4.9 GHz matching, includes PCB and cable losses

**Figure 5-547. TX Single Tone (-1 dBFS) Output Spectrum at 4.9 GHz ( $\pm 300$  MHz)**




$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, 4.9 GHz matching, includes PCB and cable losses.  $\text{ILn} = f_{\text{S}}/n \pm f_{\text{OUT}}$ .

**Figure 5-548. TX Single Tone (-6 dBFS) Output Spectrum at 4.9 GHz ( $0-f_{\text{DAC}}$ )**




$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, 4.9 GHz matching, includes PCB and cable losses

**Figure 5-549. TX Single Tone (-6 dBFS) Output Spectrum at 4.9 GHz ( $\pm 300$  MHz)**



$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, 4.9 GHz matching, includes PCB and cable losses.  $\text{ILn} = f_{\text{S}}/n \pm f_{\text{OUT}}$ .

**Figure 5-550. TX Single Tone (-12 dBFS) Output Spectrum at 4.9 GHz ( $0-f_{\text{DAC}}$ )**



$f_{\text{DAC}} = 11796.48$  MSPS, interleave mode, 4.9 GHz matching, includes PCB and cable losses

**Figure 5-551. TX Single Tone (-12 dBFS) Output Spectrum at 4.9 GHz ( $\pm 300$  MHz)**

### 5.12.13 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS,  $f_{\text{DAC}} = 11796.48$  MSPS, interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 1<sup>st</sup> Nyquist zone output, Internal PLL,  $f_{\text{REF}} = 491.52$  MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated.




TM1.1,  $P_{\text{OUT\_RMS}} = -13$  dBFS

Figure 5-552. TX 20-MHz LTE Error Vector Magnitude at 4.9 GHz


### 5.12.14 TX Typical Characteristics at 7.1 GHz

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS,  $f_{\text{DAC}} = 9000$  MSPS, non-interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 2<sup>nd</sup> Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 7.1 GHz matching.




Excluding PCB and cable losses

Figure 5-553. TX Full Scale vs RF Frequency and Channel




Excluding PCB and cable losses

Figure 5-554. TX Full Scale vs Temperature and Channel at 7.1 GHz




Excluding PCB and cable losses

Figure 5-555. TX Full Scale vs DSA Setting and Channel at 7.1 GHz




Differential Gain Error = Gain(DSA Setting – 1) – Gain(DSA Setting)

Figure 5-556. Uncalibrated Differential Gain Error vs Channel at 7.1 GHz



Differential Gain Error = Gain(DSA Setting – 1) – Gain(DSA Setting)

Figure 5-557. Uncalibrated Differential Gain Error vs Temperature at 7.1 GHz




Differential Gain Error = Gain(DSA Setting – 1) – Gain(DSA Setting)

Figure 5-558. Calibrated Differential Gain Error vs Channel at 7.1 GHz


### 5.12.14 TX Typical Characteristics at 7.1 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS,  $f_{\text{DAC}} = 9000$  MSPS, non-interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 2<sup>nd</sup> Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated, 7.1 GHz matching.




Differential Gain Error =  $\text{Gain}(\text{DSA Setting} - 1) - \text{Gain}(\text{DSA Setting})$

**Figure 5-559. Calibrated Differential Gain Error vs Temperature at 7.1 GHz**




Integrated Gain Error =  $\text{Gain}(\text{DSA Setting}) - \text{Gain}(\text{DSA Setting} = 0)$ .

**Figure 5-560. Uncalibrated Integrated Gain Error vs Channel at 7.1 GHz**




Integrated Gain Error =  $\text{Gain}(\text{DSA Setting}) - \text{Gain}(\text{DSA Setting} = 0)$ .

**Figure 5-561. Uncalibrated Integrated Gain Error vs Temperature at 7.1 GHz**




Integrated Gain Error =  $\text{Gain}(\text{DSA Setting}) - \text{Gain}(\text{DSA Setting} = 0)$ .

**Figure 5-562. Calibrated Integrated Gain Error vs Channel at 7.1 GHz**



Integrated Gain Error =  $\text{Gain}(\text{DSA Setting}) - \text{Gain}(\text{DSA Setting} = 0)$ .

**Figure 5-563. Calibrated Integrated Gain Error vs Temperature at 7.1 GHz**




Differential Phase Error =  $\text{Phase}(\text{DSA Setting} - 1) - \text{Phase}(\text{DSA Setting})$

**Figure 5-564. Uncalibrated Differential Phase Error vs Channel at 7.1 GHz**


### 5.12.14 TX Typical Characteristics at 7.1 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS,  $f_{\text{DAC}} = 9000$  MSPS, non-interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 2<sup>nd</sup> Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB,  $\text{Sin}(x)/x$  enabled, DSA calibrated, 7.1 GHz matching.




$$\text{Differential Phase Error} = \text{Phase}(\text{DSA Setting} - 1) - \text{Phase}(\text{DSA Setting})$$

**Figure 5-565. Uncalibrated Differential Phase Error vs Temperature at 7.1 GHz**




$$\text{Differential Phase Error} = \text{Phase}(\text{DSA Setting} - 1) - \text{Phase}(\text{DSA Setting})$$

**Figure 5-566. Calibrated Differential Phase Error vs Channel at 7.1 GHz**




$$\text{Differential Phase Error} = \text{Phase}(\text{DSA Setting} - 1) - \text{Phase}(\text{DSA Setting})$$

**Figure 5-567. Calibrated Differential Phase Error vs Temperature at 7.1 GHz**




$$\text{Integrated Phase Error} = \text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$$

**Figure 5-568. Uncalibrated Integrated Phase Error vs Channel at 7.1 GHz**



$$\text{Integrated Phase Error} = \text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$$

**Figure 5-569. Uncalibrated Integrated Phase Error vs Temperature at 7.1 GHz**




$$\text{Integrated Phase Error} = \text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$$

**Figure 5-570. Calibrated Integrated Phase Error vs Channel at 7.1 GHz**


#### 5.12.14 TX Typical Characteristics at 7.1 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS,  $f_{\text{DAC}} = 9000$  MSPS, non-interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 2<sup>nd</sup> Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 7.1 GHz matching.




Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

**Figure 5-571. Calibrated Integrated Phase Error vs Temperature at 7.1 GHz**




Tone spacing = 50 MHz

**Figure 5-572. IMD3 vs Digital Amplitude and Channel at 7.1 GHz**




Tone spacing = 50 MHz

**Figure 5-573. IMD3 vs Digital Amplitude and Temperature at 7.1 GHz**




Tone spacing = 50 MHz

**Figure 5-574. IMD3 vs DSA Setting and Channel at 7.1 GHz**



Tone spacing = 50 MHz

**Figure 5-575. IMD3 vs DSA Setting and Digital Amplitude at 7.1 GHz**



Tone spacing = 50 MHz

**Figure 5-576. IMD3 vs DSA Setting and Temperature at 7.1 GHz**

### 5.12.14 TX Typical Characteristics at 7.1 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS,  $f_{\text{DAC}} = 9000$  MSPS, non-interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 2<sup>nd</sup> Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 7.1 GHz matching.




Figure 5-577. IMD3 vs Tone Spacing and Channel at 7.1 GHz




Figure 5-578. IMD3 vs Tone Spacing and Digital Amplitude at 7.1 GHz






Figure 5-579. IMD3 vs Tone Spacing and Temperature at 7.1 GHz




Tone at -12 dBFS, 50 MHz offset from tone

Figure 5-580. NSD vs DSA Setting and Channel at 7.1 GHz



50 MHz offset from tone

Figure 5-581. NSD vs DSA Setting and Amplitude at 7.1 GHz




Tone at -12 dBFS, 50 MHz offset from tone

Figure 5-582. NSD vs DSA Setting and Temperature at 7.1 GHz


### 5.12.14 TX Typical Characteristics at 7.1 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS,  $f_{\text{DAC}} = 9000$  MSPS, non-interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 2<sup>nd</sup> Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 7.1 GHz matching.




50MHz offset from tone

Figure 5-583. NSD vs Digital Amplitude and Channel at 7.1 GHz



50MHz offset from tone

Figure 5-584. NSD vs Digital Amplitude and Temperature at 7.1 GHz



Inband = 7100 MHz  $\pm$  600 MHz, excluding IMD3 components,  $3 \times F_s/4$  spur not included and shown separately

Figure 5-585. Two Tone Inband SFDR vs Digital Amplitude at 7.1 GHz




Figure 5-586. Single Tone Output Spectrum at 7.1 GHz, -1 dBFS (0 -  $F_{\text{DAC}}$ )




Figure 5-587. Single Tone Output Spectrum at 7.1 GHz, -1 dBFS (Inband)




Figure 5-588. Single Tone Output Spectrum at 7.1 GHz, -6 dBFS (0 -  $F_{\text{DAC}}$ )

### 5.12.14 TX Typical Characteristics at 7.1 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS,  $f_{\text{DAC}} = 9000$  MSPS, non-interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 2<sup>nd</sup> Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 7.1 GHz matching.




Figure 5-589. Single Tone Output Spectrum at 7.1 GHz, -6 dBFS (Inband)




Figure 5-590. Single Tone Output Spectrum at 7.1 GHz, -12 dBFS (0 -  $F_{\text{DAC}}$ )






Figure 5-591. Single Tone Output Spectrum at 7.1 GHz, -12 dBFS (Inband)




50MHz Tone Spacing

Figure 5-592. Two Tone Output Spectrum at 7.1 GHz, -7 dBFS each (0 -  $F_{\text{DAC}}$ )



50MHz Tone Spacing

Figure 5-593. Two Tone Output Spectrum at 7.1 GHz, -7 dBFS each (Inband)




50 MHz Tone Spacing

Figure 5-594. Two Tone Output Spectrum at 7.1 GHz, -12 dBFS each (0 -  $F_{\text{DAC}}$ )


#### 5.12.14 TX Typical Characteristics at 7.1 GHz (continued)

Typical values at  $T_A = +25^\circ\text{C}$  with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS,  $f_{\text{DAC}} = 9000$  MSPS, non-interleave mode,  $A_{\text{OUT}} = -1$  dBFS, 2<sup>nd</sup> Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 7.1 GHz matching.




50MHz Tone Spacing

**Figure 5-595. Two Tone Output Spectrum at 7.1 GHz, -12 dBFS each (Inband)**




**Figure 5-596. External Clock Additive Phase Noise at 7.1 GHz**

### 5.12.15 PLL and Clock Typical Characteristics




measured at TX output, normalized to 12 GHz by  $20 \times \log_{10}(12 \text{ GHz}/F_{\text{OUT}})$

**Figure 5-597. Phase Noise vs Offset Frequency for PLL and External Clock at 12 GHz**




**Figure 5-598. TX vs RX Additive Phase Noise at 7G Hz**




PLL enabled,  $f_{\text{REF}} = 491.52 \text{ MSPS}$ , measured at 2TXOUT

**Figure 5-599. Phase Noise vs Offset Frequency and  $f_{\text{VCO}}$  at  $f_{\text{OUT}} = 2610 \text{ MHz}$**




PLL enabled,  $f_{\text{VCO}} = 11796.48 \text{ MHz}$ ,  $f_{\text{REF}} = 491.52 \text{ MSPS}$ , measured at 2TXOUT

**Figure 5-600. Phase Noise for 12-GHz VCO vs Offset Frequency and Temperature at  $f_{\text{OUT}} = 1910 \text{ MHz}$**




PLL enabled,  $f_{\text{VCO}} = 11796.48 \text{ MHz}$ ,  $f_{\text{REF}} = 491.52 \text{ MSPS}$ , measured at 2TXOUT

**Figure 5-601. Phase Noise for 12-GHz VCO vs Offset Frequency and  $f_{\text{OUT}}$  at 25°C**




PLL enabled,  $f_{\text{VCO}} = 11796.48 \text{ MHz}$ ,  $f_{\text{REF}} = 491.52 \text{ MSPS}$ , measured at 2TXOUT

**Figure 5-602. Phase Noise for 12-GHz VCO vs Offset Frequency and  $f_{\text{OUT}}$  at -40°C**




PLL enabled,  $f_{VCO} = 11796.48$  MHz,  $f_{REF} = 491.52$  MSPS, measured at 2TXOUT

**Figure 5-603. Phase Noise for 12-GHz VCO vs Offset Frequency and  $f_{OUT}$  at 110°C**




PLL enabled,  $f_{VCO} = 11796.48$  MHz,  $f_{REF} = 491.52$  MSPS, measured at 2TXOUT

**Figure 5-604. Phase Noise for 12-GHz VCO vs Offset Frequency and CP Setting at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 11796.48$  MHz, 1-kHz to 100-MHz, single-sided integration bandwidth, measured at 2TXOUT

**Figure 5-605. Integrated Phase Noise for 12-GHz VCO vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 11796.48$  MHz, measured at 2TXOUT

**Figure 5-606. Phase Noise for 12-GHz VCO at 600 kHz Offset vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




A. PLL enabled,  $f_{VCO} = 11796.48$  MHz, measured at 2TXOUT

**Figure 5-607. Phase Noise for 12-GHz VCO at 800-kHz Offset vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 11796.48$  MHz, measured at 2TXOUT

**Figure 5-608. Phase Noise for 12-GHz VCO at 1-MHz Offset vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 11796.48$  MHz, measured at 2TXOUT

**Figure 5-609. Phase Noise for 12-GHz VCO at 1.8-MHz Offset vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 11796.48$  MHz, measured at 2TXOUT

**Figure 5-610. Phase Noise for 12-GHz VCO at 5-MHz Offset vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 11796.48$  MHz, measured at 2TXOUT

**Figure 5-611. Phase Noise for 12-GHz VCO at 50-MHz Offset vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 9830.4$  MHz,  $f_{REF} = 491.52$  MSPS, measured at 2TXOUT

**Figure 5-612. Phase Noise for 10-GHz VCO vs Offset Frequency and Temperature at  $f_{OUT} = 1910$  MHz**




PLL enabled,  $f_{VCO} = 9830.4$  MHz,  $f_{REF} = 491.52$  MSPS, measured at 2TXOUT

**Figure 5-613. Phase Noise for 10-GHz VCO vs Offset Frequency and  $f_{OUT}$  at 25°C**




PLL enabled,  $f_{VCO} = 9830.4$  MHz,  $f_{REF} = 491.52$  MSPS, measured at 2TXOUT

**Figure 5-614. Phase Noise for 10-GHz VCO vs Offset Frequency and  $f_{OUT}$  at -40°C**




PLL enabled,  $f_{VCO} = 9830.4$  MHz,  $f_{REF} = 491.52$  MSPS, measured at 2TXOUT

**Figure 5-615. Phase Noise for 10-GHz VCO vs Offset Frequency and  $f_{OUT}$  at 110°C**




PLL enabled,  $f_{VCO} = 9830.4$  MHz, 1-kHz to 100-MHz, single-sided integration bandwidth, measured at 2TXOUT

**Figure 5-616. Integrated Phase Noise for 10-GHz VCO vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 9830.4$  MHz, measured at 2TXOUT

**Figure 5-617. Phase Noise for 10-GHz VCO at 600 kHz vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 9830.4$  MHz, measured at 2TXOUT

**Figure 5-618. Phase Noise for 10-GHz VCO at 800 kHz vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 9830.4$  MHz, measured at 2TXOUT

**Figure 5-619. Phase Noise for 10-GHz VCO at 1 MHz vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 9830.4$  MHz, measured at 2TXOUT

**Figure 5-620. Phase Noise for 10-GHz VCO at 1.8 MHz vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 9830.4$  MHz, measured at 2TXOUT

**Figure 5-621. Phase Noise for 10-GHz VCO at 5 MHz vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 9830.4$  MHz, measured at 2TXOUT

**Figure 5-622. Phase Noise for 10-GHz VCO at 50 MHz vs Temperature and  $f_{REF}$  at  $f_{OUT} = 2.6$  GHz**




PLL enabled,  $f_{VCO} = 8847.36$  MHz,  $f_{REF} = 491.52$  MSPS, measured at 2TXOUT

**Figure 5-623. Phase Noise for 9-GHz VCO vs Offset Frequency and Temperature at  $f_{OUT} = 1910$  MHz**




PLL enabled,  $f_{VCO} = 8847.36$  MHz,  $f_{REF} = 491.52$  MSPS, measured at 2TXOUT

**Figure 5-624. Phase Noise for 9-GHz VCO vs Offset Frequency and  $f_{OUT}$  at 25°C**




PLL enabled,  $f_{VCO} = 8847.36$  MHz,  $f_{REF} = 491.52$  MSPS, measured at 2TXOUT

**Figure 5-625. Phase Noise for 9-GHz VCO vs Offset Frequency and  $f_{OUT}$  at -40°C**




PLL enabled,  $f_{VCO} = 8847.36$  MHz,  $f_{REF} = 491.52$  MSPS, measured at 2TXOUT

**Figure 5-626. Phase Noise for 9-GHz VCO vs Offset Frequency and  $f_{OUT}$  at 110°C**



PLL enabled,  $f_{VCO} = 8847.36$  MHz,  $f_{REF} = 491.52$  MSPS, minimum LPF BW, measured at 2TXOUT

**Figure 5-627. Phase Noise for 9-GHz VCO vs Temperature Over Offset Frequency at  $f_{OUT} = 2.6$  GHz**



PLL enabled,  $f_{VCO} = 7864.32$  MHz,  $f_{REF} = 491.52$  MSPS, measured at 2TXOUT

**Figure 5-628. Phase Noise for 8-GHz VCO vs Offset Frequency and Temperature at  $f_{OUT} = 1910$  MHz**

## 6 Device and Documentation Support

### 6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 6.2 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 6.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 6.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 6.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 7 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from June 14, 2023 to May 1, 2025 (from Revision A (June 2023) to Revision B (May 2025))   | Page |
|----------------------------------------------------------------------------------------------------|------|
| • RX Input Max Power moved from RF ADC Electrical Characteristics to Absolute Maximum Ratings..... | 11   |

| Changes from April 20, 2023 to June 13, 2023 (from Revision * (April 2023) to Revision A (June 2023)) | Page |
|-------------------------------------------------------------------------------------------------------|------|
| • Added note 2 to the <i>Package Information</i> table.....                                           | 1    |
| • Deleted <i>TX Clock Dither Enabled</i> from all TX Typical Characteristics description.....         | 80   |
| • Changed 1 <sup>st</sup> Nyquist zone output to 2 <sup>nd</sup> Nyquist zone output.....             | 142  |

## 8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable part number       | Status<br>(1) | Material type<br>(2) | Package   Pins    | Package qty   Carrier | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6) |
|-----------------------------|---------------|----------------------|-------------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| <a href="#">AFE7901IABJ</a> | Active        | Production           | FCBGA (ABJ)   400 | 90   JEDEC TRAY (5+1) | Yes         | SNAGCU   SNAGCU                      | Level-3-260C-168 HR               | -40 to 85    | AFE7901I            |
| AFE7901IABJ.B               | Active        | Production           | FCBGA (ABJ)   400 | 1   JEDEC TRAY (5+1)  | -           | Call TI                              | Call TI                           | -40 to 85    |                     |
| <a href="#">AFE7901IALK</a> | Active        | Production           | FCBGA (ALK)   400 | 90   JEDEC TRAY (5+1) | No          | Call TI                              | Level-3-220C-168 HR               | -40 to 85    | AFE7901<br>SNPB     |
| AFE7901IALK.B               | Active        | Production           | FCBGA (ALK)   400 | 90   JEDEC TRAY (5+1) | -           | Call TI                              | Call TI                           | -40 to 85    |                     |

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





**TRAY**


Chamfer on Tray corner indicates Pin 1 orientation of packed units.

\*All dimensions are nominal

| Device      | Package Name | Package Type | Pins | SPQ | Unit array matrix | Max temperature (°C) | L (mm) | W (mm) | K0 (μm) | P1 (mm) | CL (mm) | CW (mm) |
|-------------|--------------|--------------|------|-----|-------------------|----------------------|--------|--------|---------|---------|---------|---------|
| AFE7901IABJ | ABJ          | FCBGA        | 400  | 90  | 6 x 15            | 150                  | 315    | 135.9  | 7620    | 19.5    | 21      | 19.2    |
| AFE7901IABJ | ABJ          | FCBGA        | 400  | 90  | 6 x 15            | 150                  | 315    | 135.9  | 7620    | 19.5    | 21      | 19.2    |
| AFE7901IALK | ALK          | FCBGA        | 400  | 90  | 6 x 15            | 150                  | 315    | 135.9  | 7620    | 19.5    | 21      | 19.2    |
| AFE7901IALK | ALK          | FCBGA        | 400  | 90  | 6 x 15            | 150                  | 315    | 135.9  | 7620    | 19.5    | 21      | 19.2    |



4221311/D 03/2023

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Dimension is measured at the maximum solder ball diameter, parallel to primary datum C.
4. Primary datum C and seating plane are defined by the spherical crowns of the solder balls.
5. The lids are electrically floating (e.g. not tied to GND).

# EXAMPLE BOARD LAYOUT


ABJ0400A

FCBGA - 2.65 mm max height

BALL GRID ARRAY



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:6X



SOLDER MASK DETAILS  
NOT TO SCALE

4221311/D 03/2023

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SPRU811 ([www.ti.com/lit/spru811](http://www.ti.com/lit/spru811)).

# EXAMPLE STENCIL DESIGN

ABJ0400A

FCBGA - 2.65 mm max height

BALL GRID ARRAY





SOLDER PASTE EXAMPLE  
 BASED ON 0.15 mm THICK STENCIL  
 SCALE:6X

4221311/D 03/2023

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



4225930/C 03/2023

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Dimension is measured at the maximum solder ball diameter, parallel to primary datum C.
4. Primary datum C and seating plane are defined by the spherical crowns of the solder balls.
5. Pb-Free die bump and SnPb solder ball.
6. The lids are electrically floating (e.g. not tied to GND).

# EXAMPLE BOARD LAYOUT


ALK0400A

FCBGA - 2.65 mm max height

BALL GRID ARRAY



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:6X



SOLDER MASK DETAILS  
NOT TO SCALE

4225930/C 03/2023

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SPRU811 ([www.ti.com/lit/spru811](http://www.ti.com/lit/spru811)).

# EXAMPLE STENCIL DESIGN

ALK0400A

FCBGA - 2.65 mm max height

BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
 BASED ON 0.15 mm THICK STENCIL  
 SCALE:6X

4225930/C 03/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated