

# Dual 14-Bit 65-MSPS Digital-to-Analog Converter With Integrated Analog Quadrature Modulator

Check for Samples: AFE7071

## **FEATURES**

- Maximum Sample Rate: 65 MSPS
- Low Power: 334 mW
- Interleaved CMOS Input, 1.8–3.3 V IOVDD
- Input FIFO for Independent Data and DAC Clocks
- 3- or 4-pin SPI Interface for Register Programming
- Quadrature Modulator Correction: Gain, Phase, Offset for Sideband and LO Suppression
- Analog Baseband Filter With Programmable Bandwidth: 20-MHz Maximum RF Bandwidth
- RF Frequency Range: 100 MHz to 2.7 GHz
- Package: 48-Pin QFN (7-mm x 7-mm)

#### APPLICATIONS

- Low-Power, Compact Software-Defined Radios
- Femto- and Pico-Cell BTS

#### DESCRIPTION

The AFE7071 is a dual 14-bit 65-MSPS digital-to-analog converter (DAC) with integrated, programmable fourth-order baseband filter and analog quadrature modulator. The AFE7071 includes additional digital signal-processing features such as a quadrature modulator correction circuit, providing LO and sideband suppression capability. The AFE7071 has an interleaved 14-bit 1.8-V to 3.3-V CMOS input. The AFE7071 provides 20 MHz of RF signal bandwidth with an RF output frequency range of 100 MHz to 2.7 GHz.

The AFE7071 package is a 7-mm × 7mm 48-pin QFN package. The AFE7071 is specified over the full industrial temperature range (-40°C to 85°C).

#### **AVAILABLE OPTIONS**

T <sub>A</sub>	ORDER CODE	PACKAGE DRAWING/TYPE	TRANSPORT MEDIA	QUANTITY
40°C to 95°C	AFE7071IRGZT		Tone and real	250
–40°C to 85°C	AFE7071IRGZR	RGZ / 48QFN quad flatpack no-lead	Tape and reel	2500









These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **BLOCK DIAGRAM**



## **PIN CONFIGURATION**



Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated



## **PIN FUNCTIONS**

PIN			PIN FUNCTIONS
NAME	NO.	I/O	DESCRIPTION
MISC/SERIAL	140.		
ALARM_SDO	34	0	CMOS output for ALARM condition, active-low. The ALARM output functionality is defined through the CONFIG7 registers.
_			Optionally, it can be used as the unidirectional data output in 4-pin serial interface mode (CONFIG3 sif_4pin = 1). 1.8-V to 3.3-V CMOS, set by IOVDD.
RESETB	8	I	Resets the chip when low. 1.8-V to 3.3-V CMOS, set by IOVDD. Internal pullup
SCLK	30	I	Serial interface clock. 1.8-V to 3.3-V CMOS, set by IOVDD. Internal pulldown
SDENB	31	I	Active-low serial data enable, always an input. 1.8-V to 3.3-V CMOS, set by IOVDD. Internal pullup
SDIO	29	I/O	Bidirectional serial data in 3-pin mode (default). In 4-pin interface mode (CONFIG3 sif_4pin), the SDIO pin is an input only. 1.8-V to 3.3-V CMOS, set by IOVDD. Internal pulldown
DATA/CLOCK	INTERFA	CE	
CLK_IO	5	I/O	Single-ended input or output CMOS level clock for latching input data. 1.8-V to 3.3-V CMOS, set by IOVDD.
D[13:0]	9, 10, 14–23, 27, 28	I	Data bits 0 through 13. D13 is the MSB, D0 is the LSB. For complex data, channel I and channel Q are multiplexed. For NCO phase data, either 14 bits are transferred at the internal sample clock rate, or 8 MSBs and 8 LSBs are interleaved on D[13:6]. 1.8-V to 3.3-V CMOS, set by IOVDD. Internal pulldown
DACCLKP, DACCLKN	1, 2	I	Differential input clock for DACs.
IQ_FLAG	6	I	When register CONFIG1 iqswap is 0, IQ-FLAG high identifies the DACA sample in dual-input or dual-output clock modes. 1.8-V or 3.3-V CMOS, set by IOVDD. Internal pulldown
SYNC_SLEEP	7	I	Multi-function. Sync signal for signal processing blocks, TX ENABLE or SLEEP function. Selectable via SPI. 1.8-V to 3.3-V CMOS, set by IOVDD.
RF	•	•	
LO_P, LO_N	32, 33	I	Local oscillator input. Can be used differentially or single-ended by terminating the unused input through a capacitor and $50-\Omega$ resistor to GND.
NC	44, 45	_	No internal connection
RF_OUT	42	0	Analog RF output
REFERENCE			
ATEST	36	0	Factory use only. Do not connect.
BG_BYP	47	I	Reference voltage decoupling – connect 0.1 µF to GND.
TESTMODE	35	- 1	Factory use only. Connect to GND.
POWER			
IOVDD	13, 24	1	1.8-V to 3.3-V supply for CMOS I/Os
CLKVDD18	3	ı	1.8 V
DVDD18	12, 25	I	1.8 V
DACVDD18	37, 48	I	1.8 V
MODVDD18	46	I	1.8 V
DACVDD33	4	1	3.3 V
MODVDD33	38, 39	1	3.3 V
FUSEVDD18	40	I	Connect to 1.8 V to 3.3 V supply (1.8 V is preferred to lower power dissipation).
GND	11, 26, 41, 43	I	Ground



#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)(1)

		VALUE
Supply voltage	DACVDD33, MODVDD33, FUSEVDD18, IOVDD(2)	–0.5 V to 4 V
range	DVDD18, CLKVDD18, DACVDD18 <sup>(2)</sup>	−0.5 V to 2.3 V
		–0.5 V to 4 V
Supply voltage	D[130], IQ FLAG, SYNC_SLEEP, SCLK, SDENB, SDIO, ALARM_SDO, RESETB , CLK_IO, TESTMODE	-0.5 V to IOVDD + 0.5 V
Supply voltage range <sup>(2)</sup>	DACCLKP, DACCLKN	-0.5 V to CLKVDD18 + 0.5 V
	BG_BYP, ATEST	-0.5 V to DACVDD33 + 0.5 V
	RFOUT, LO_P, LO_N	-0.5 V to MODVDD33 + 0.5 V
Operating free-air	temperature range, T <sub>A</sub>	-40°C to 85°C
Storage temperatu	re range	−65°C to 150°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

Typical values at  $T_A$  = 25°C, full temperature range is  $T_{MIN}$  = -40°C to  $T_{MAX}$  = 85°C, DAC sampling rate = 65 MSPS, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC SPECIFICA	ATIONS				,	
	DAC resolution		14			Bits
REFERENCE	OUTPUT				,	
	Reference voltage		1.14	1.2	1.26	V
POWER SUPP	PLY				,	
IOVDD	I/O supply voltage		1.71		3.6	V
DVDD18	Digital supply voltage		1.71	1.8	1.89	V
CLKVDD18	Clock supply voltage		1.71	1.8	1.89	V
DACVDD18	DAC 1.8-V analog supply voltage		1.71	1.8	1.89	V
FUSEVDD18	FUSE analog supply voltage	Connect to 1.8-V supply for lower power	1.71	1.8	3.6	V
DACVDD33	DAC 3.3-V analog supply voltage		3.15	3.3	3.45	V
MODVDD33	Modulator analog supply voltage		3.15	3.3	3.45	V
I <sub>IOVDD</sub>	I/O supply current			2		mA
I <sub>DVDD18</sub>	Digital supply current			18		mA
I <sub>CLKVDD18</sub>	Clock supply current			2		mA
I <sub>DACVDD18</sub>	DAC 1.8-V supply current			3		mA
I <sub>MODVDD18</sub>	Modulator 1.8-V supply			0.2		mA
I <sub>FUSEVDD18</sub>	FUSE supply current	Register 0x04 bit 7 = 1		1		mA
I <sub>DACVDD33</sub>	DAC 3.3-V supply current			3		mA
I <sub>MODVDD33</sub>	Modulator supply current			90		mA
		Analog output: QMC active, f <sub>DAC</sub> = 65 MHz, IOVDD = 2.5 V		335	380	
	Power dissipation	Sleep mode with clock, internal reference on, IOVDD = 2.5 V		8	25	mW
		Sleep mode without clock, internal reference off, IOVDD = $2.5 \text{ V}$		5	25	
POWER SUPP	LY versus MODE					
	3.3-V supplies (DACVDD33, MODVDD33, IOVDD)			102		mA
	1.8-V supplies (DVDD18, CLKVDD18, DACVDD18, FUSEVD18, LVDSVDD18)	1-MHz full-scale input, RF out on, QMC on, 65 MSPS		36		mA
	Power dissipation			334		mW
	3.3-V supplies (DACVDD33, MODVDD33, IOVDD)			101		mA
	1.8-V supplies (DVDD18, CLKVDD18, DACVDD18, FUSEVD18, LVDSVDD18)	1 MHz full-scale input, RF out on, QMC off, 32.5 MSPS		22		mA
	Power dissipation			325		mW

<sup>(2)</sup> Measured with respect to GND



## **ELECTRICAL CHARACTERISTICS**

Typical values at  $T_A = 25$ °C, full temperature range is  $T_{MIN} = -40$ °C to  $T_{MAX} = 85$ °C, DAC sampling rate = 65 MSPS, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL	INPUTS (D[13:0], IQ_FLAG, SDI, SCLK, SDENB, RE	SETB, SYNC_SLEEP, ALARM_SDO, CLK_IO)				
		IOVDD = 3.3 V	2.3			
$V_{IH}$	High-level input voltage	IOVDD = 2.5 V	1.75			V
		IOVDD = 1.8 V	1.25			Ĭ
		IOVDD = 3.3 V			1	
$V_{\text{IL}}$	Low-level input voltage	IOVDD = 2.5 V			0.75	V
		IOVDD = 1.8 V			0.54	
I <sub>IH</sub>	High-level input current	IOVDD = 3.3 V	-80		80	μΑ
I <sub>IL</sub>	Low-level input current	IOVDD = 3.3 V	-80		80	μΑ
C <sub>i</sub>	Input capacitance			5		pF
f <sub>DAC</sub>	DAC sample rate	Interleaved data, f <sub>DAC</sub> = 1/2 × f <sub>INPUT</sub>	0		65	MSPS
f <sub>INPUT</sub>	Input data rate	Interleaved data, f <sub>INPUT</sub> = 2 × f <sub>DAC</sub>	0		130	MSPS
DIGITAL	OUTPUTS (ALARM_SDO, SDIO, CLK_IO)		1			
.,		I <sub>LOAD</sub> = -100 μA	IOVDD - 0.2			V
$V_{OH}$	High-level output voltage	I <sub>LOAD</sub> = -2 mA	0.8 × IOVDD			V
.,		I <sub>LOAD</sub> = 100 μA			0.2	V
$V_{OL}$	Low-level output voltage	I <sub>LOAD</sub> = 2 mA			0.22 × IOVDD	V
CLOCK II	NPUT (DACCLKP/DACCLKN)					
	DACCLKP/N duty cycle		40%		60%	
	DACCLKP/N differential voltage		0.4		1	V
Timing Pa	arallel Data Input (D[13:0], IQ_FLAG, SYNC_SLEEP	) – Dual Input Clock Mode				
t <sub>SU</sub>	Input setup time	Relative to CLK_IO rising edge	1	0.2		ns
t <sub>H</sub>	Input hold time	Relative to CLK_IO rising edge	1	0.2		ns
t <sub>LPH</sub>	Input clock pulse high time			3		ns
Timing Pa	arallel Data Input (D[13:0], IQ_FLAG, SYNC_SLEEP	) – Dual Output Clock Mode				
t <sub>SU</sub>	Input setup time	Relative to CLK_IO rising edge	1	0.2		ns
t <sub>H</sub>	Input hold time	Relative to CLK_IO rising edge	1	0.2		ns
Timing Pa	arallel Data Input (D[13:0], IQ_FLAG, SYNC_SLEEP	) - Single Differential DDR and SDR Clock Modes				
t <sub>SU</sub>	Input setup time	Relative to DACCLKP/N rising edge	0	-0.8		ns
t <sub>H</sub>	Input hold time	Relative to DACCLKP/N rising edge	2	1.2		ns
Timing –	Serial Data Interface					
t <sub>S(SDENB)</sub>	Setup time, SDENB to rising edge of SCLK			20		ns
t <sub>S(SDIO)</sub>	Setup time, SDIO valid to rising edge of SCLK			10		ns
t <sub>H(SDIO)</sub>	Hold time, SDIO valid to rising edge of SCLK			5		ns
t <sub>SCLK</sub>	Period of SCLK			100		ns
t <sub>SCLKH</sub>	High time of SCLK			40		ns
t <sub>SCLKL</sub>	Low time of SCLK			40		ns
t <sub>D(DATA)</sub>	Data output delay after falling edge of SCLK			10		ns
t <sub>RESET</sub>	Minimum RESETB pulse duration			25		ns



## **AC ELECTRICAL CHARACTERISTICS**

Typical values at  $T_A = 25$ °C, full temperature range is  $T_{MIN} = -40$ °C to  $T_{MAX} = 85$ °C, DAC sampling rate = 65 MSPS, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LO INPU	ΙΤ					
$f_{LO}$	LO frequency range		0.1		2.7	GHz
P <sub>LO_IN</sub>	LO input power		<b>-</b> 5		5	dBm
	LO port return loss			15		
INTEGRA	ATED BASEBAND FILTER					
		2.5 MHz		1		
	Baseband attenuation at setting	5 MHz		18		dB
	Filtertune = 8 relative to low-frequency signal	10 MHz		42		uБ
	Ğ	20 MHz		65		
		10 MHz		1		
	Baseband attenuation at setting	20 MHz		18		40
	Filtertune = 0 relative to low-frequency signal	40 MHz		42		dB
	5	55 MHz		58		
	Baseband filter phase linearity	RMS phase deviation from linear phase across minimum or maximum cutoff frequency		2		Degrees
	Baseband filter amplitude ripple	Frequency < 0.9 x nominal cutoff frequency		0.5		dB
RF Outp	ut Parameters – f <sub>LO</sub> = 100 MHz, Analog	Output				
P <sub>OUT_FS</sub>	Full-scale RF output power	Full-scale 50-kHz digital sine wave		-1		dBm
IP2	Output IP2	Maximum LPF BW setting, f <sub>BB</sub> = 4.5, 5.5 MHz		63		dBm
IP3	Output IP3	Maximum LPF BW setting, f <sub>BB</sub> = 4.5, 5.5 MHz		18		dBm
	Carrier feedthrough	Unadjusted, f <sub>BB</sub> = 50 kHz, full scale		45		dBc
	Sideband suppression	Unadjusted, f <sub>BB</sub> = 50 kHz, full scale		27		dBc
	Output noise floor	≥ 30 MHz offset, f <sub>BB</sub> = 50 kHz, full scale		137		dBc/Hz
	Output return loss			8.5		dB
RF Outp	ut Parameters – f <sub>LO</sub> = 450 MHz, Analog	Output				
P <sub>OUT_FS</sub>	Full-scale RF output power	Full-scale 50-kHz digital sine wave		0.2		dBm
IP2	Output IP2	Max LPF BW setting, f <sub>BB</sub> = 4.5, 5.5 MHz		67		dBm
IP3	Output IP3	Max LPF BW setting, f <sub>BB</sub> = 4.5, 5.5 MHz		19		dBm
	Carrier feedthrough	Unadjusted, f <sub>BB</sub> = 50 kHz, full scale		45		dBc
	Sideband Suppression	Unadjusted, f <sub>BB</sub> = 50 kHz, full scale		38		dBc
	Output noise floor	≥ 30 MHz offset, f <sub>BB</sub> = 50 kHz, full scale		143		dBc/Hz
	Output return loss			8.5		dB
RF Outp	ut Parameters – f <sub>LO</sub> = 850 MHz, Analog	Output	1			
P <sub>OUT_FS</sub>	Full-scale RF output power	Full-scale 50-kHz digital sine wave		0.3		dBm
IP2	Output IP2	Max LPF BW setting, f <sub>BB</sub> = 4.5, 5.5 MHz		64		dBm
IP3	Output IP3	Max LPF BW setting, f <sub>BB</sub> = 4.5, 5.5 MHz		19		dBm
	Carrier feedthrough	Unadjusted, f <sub>BB</sub> = 50 kHz, full scale		41		dBc
	Sideband suppression	Unadjusted, f <sub>BB</sub> = 50 kHz, full scale		37		dBc
	Output noise floor	≥ 30 MHz offset, f <sub>BB</sub> = 50 kHz, full scale		143		dBc/Hz
	Output return loss			8.5		dB
ACPR	Adjacent-channel power ratio	1 WCDMA TM1 signal, PAR = 10 dB, P <sub>OUT</sub> = -10 dBFS		65		dBc
	.,	10-MHz LTE, PAR = 10 dB, P <sub>OUT</sub> = -10 dBFS		61		dBc
ALT1	Alternate-channel power ratio	1 WCDMA TM1 signal, PAR = 10 dB, POUT = -10 dBFS		66		dBc

Submit Documentation Feedback

Product Folder Links: AFE7071



## **AC ELECTRICAL CHARACTERISTICS (continued)**

Typical values at  $T_A = 25$ °C, full temperature range is  $T_{MIN} = -40$ °C to  $T_{MAX} = 85$ °C, DAC sampling rate = 65 MSPS, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT						
RF Output Parameters – f <sub>LO</sub> = 2.1 GHz, Analog Output										
P <sub>OUT_FS</sub>	Fullscale RF output power		-1.5	dBm						
IP2	Output IP2		50	dBm						
IP3	Output IP3		19	dBm						
	Carrier feedthrough		38	dBc						
	Sideband suppression		42	dBc						
	Output noise floor	≥ 30 MHz offset, f <sub>BB</sub> = 50 kHz, full scale	141	dBc/Hz						
	Output return loss		8.5	dB						
ACPR	Adjacent-channel power ratio	1 WCDMA TM1 signal, PAR = 10 dB, P <sub>OUT</sub> = -10 dBFS	65	dBc						
		20 MHz LTE, PAR = 10 dB, P <sub>OUT</sub> = - 10 dBFS	61	dBc						
ALT1	Alternate-channel power ratio	1 WCDMA TM1 signal, PAR = 10 dB, P <sub>OUT</sub> = -10 dBFS	65	dBc						
RF Outpu	ut Parameters – f <sub>LO</sub> = 2.7 GHz, Ana	log Output	1							
P <sub>OUT_FS</sub>	Full-scale RF output power		-3.6	dBm						
IP2	Output IP2		48	dBm						
IP3	Output IP3		17	dBm						
	Carrier feedthrough		36	dBc						
	Sideband suppression		35	dBc						
	Output noise floor	≥ 30 MHz offset, f <sub>BB</sub> = 50 kHz, full scale	139	dBc/Hz						
	Output return loss		8.5	dB						



#### TYPICAL PERFORMANCE PLOTS

 $T_A$  = 25°C, DAC sampling rate = 65 MSPS, single-tone IF = 1.1 MHz, two-tone IF = 1 MHz and 2 MHz, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, FUSEVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output, unless otherwise noted




Figure 1. Output Power vs LO Frequency and LO Power




Figure 2. Output Power vs LO Frequency and Temperature




Figure 3. Output Power vs LO Frequency and Supply Voltage




Figure 4. Output Power vs Input Power and LO Frequency




Figure 5. OIP3 vs LO Frequency and LO Power




Figure 6. OIP3 vs LO Frequency and Temperature

Submit Documentation Feedback



T<sub>A</sub> = 25°C, DAC sampling rate = 65 MSPS, single-tone IF = 1.1 MHz, two-tone IF = 1 MHz and 2 MHz, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, FUSEVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output, unless otherwise noted




Figure 7. OIP3 vs LO Frequency and Supply Voltage




Figure 8. OIP2 vs LO Frequency and LO Power




Figure 9. OIP2 vs LO Frequency and Temperature




Figure 10. OIP2 vs LO Frequency and Supply Voltage




Figure 11. Unadjusted Carrier Feethrough vs LO Frequency and LO Power




Figure 12. Unadjusted Carrier Feethrough vs LO Frequency and Temperature

Copyright © 2012, Texas Instruments Incorporated



 $T_A$  = 25°C, DAC sampling rate = 65 MSPS, single-tone IF = 1.1 MHz, two-tone IF = 1 MHz and 2 MHz, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, FUSEVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output, unless otherwise noted




Figure 13. Unadjusted Carrier Feethrough vs LO Frequency and Supply Voltage




Figure 14. Adjusted Carrier Feethrough vs LO Frequency and Temperature at 940 MHz




Figure 15. Adjusted Carrier Feethrough vs LO Frequency and Temperature at 1960 MHz




Figure 16. Adjusted Carrier Feethrough vs LO Frequency and Temperature at 2140 MHz




Figure 17. Adjusted Carrier Feethrough vs LO Frequency and Temperature at 2500 MHz




Figure 18. Adjusted Carrier Feethrough vs LO Frequency and Temperature at 3500 MHz

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated



 $T_A$  = 25°C, DAC sampling rate = 65 MSPS, single-tone IF = 1.1 MHz, two-tone IF = 1 MHz and 2 MHz, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, FUSEVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output, unless otherwise noted




Figure 19. Unadjusted Sideband Suppression vs LO Frequency and LO Power




Figure 21. Unadjusted Sideband Suppression vs LO Frequency and Supply Voltage




Figure 23. Adjusted Sideband Suppression vs LO Frequency and Temperature at 1960 MHz




Figure 20. Unadjusted Sideband Suppression vs LO Frequency and Temperature




Figure 22. Adjusted Sideband Suppression vs LO Frequency and Temperature at 940 MHz




Figure 24. Adjusted Sideband Suppression vs LO Frequency and Temperature at 2140 MHz

Copyright © 2012, Texas Instruments Incorporated Suk



 $T_A$  = 25°C, DAC sampling rate = 65 MSPS, single-tone IF = 1.1 MHz, two-tone IF = 1 MHz and 2 MHz, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, FUSEVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output, unless otherwise noted




Figure 25. Adjusted Sideband Suppression vs LO Frequency and Temperature at 2500 MHz




Figure 26. Adjusted Sideband Suppression vs LO Frequency and Temperature at 3500 MHz




Figure 27. WCDMA Adjacent-Channel Power Ratio (ACPR) vs Temperature




Figure 28. WCDMA Adjacent-Channel Power Ratio (Alt-ACPR) vs Temperature




Figure 29. WCDMA Adjacent-Channel Power Ratio (ACPR) vs Supply Voltage




Figure 30. WCDMA Adjacent-Channel Power Ratio (Alt-ACPR) vs Supply Voltage

Submit Documentation Feedback



 $T_A$  = 25°C, DAC sampling rate = 65 MSPS, single-tone IF = 1.1 MHz, two-tone IF = 1 MHz and 2 MHz, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, FUSEVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output, unless otherwise noted




Figure 31. Noise Spectral Density (NSD) vs Input Power and LO Frequency




Figure 32. Noise Spectral Density (NSD) at 6-MHz Offset vs LO Frequency and Supply Voltage




Figure 33. Noise Spectral Density (NSD) at 30-MHz Offset vs LO Frequency and Supply Voltage




Figure 34. Noise Spectral Density (NSD) at 6-MHz Offset vs LO Frequency and Temperature




Figure 35. Noise Spectral Density (NSD) at 30-MHz Offset vs. LO Frequency and Temperature




Figure 36. Baseband Filter Response



#### SERIAL INTERFACE

The serial port of the AFE7071 is a flexible serial interface which communicates with industry-standard microprocessors and microcontrollers. The interface provides read/write access to all registers used to define the operating modes of the AFE7071. The serial port is compatible with most synchronous transfer formats and can be configured as a 3- or 4-pin interface by **sif\_4pin** in **CONFIG3** (bit6). In both configurations, **SCLK** is the serial interface input clock and **SDENB** is serial interface enable. For the 3-pin configuration, **SDIO** is a bidirectional pin for both data in and data out. For the 4-pin configuration, **SDIO** is data-in only and **ALARM\_SDO** is data-out only. Data is input into the device with the rising edge of **SCLK**. Data is output from the device on the falling edge of **SCLK**.

Each read/write operation is framed by signal **SDENB** (serial data-enable bar) asserted low for 2 to 5 bytes, depending on the data length to be transferred (1–4 bytes). The first frame byte is the instruction cycle, which identifies the following data transfer cycle as read or write, how many bytes to transfer, and the address to which to transfer the data. Table 1 indicates the function of each bit in the instruction cycle and is followed by a detailed description of each bit. Frame bytes 2 through 5 comprise the data transfer cycle.

Table 1. Instruction Byte of the Serial Interface

	MSB							LSB
Bit	7	6	5	4	3	2	1	0
Description	R/W	N1	N0	A4	A3	A2	A1	A0

R/W Identifies the following data transfer cycle as a read or write operation. A high indicates a read operation from the AFE7071, and a low indicates a write operation to the AFE7071.

[N1 : N0] Identifies the number of data bytes to be transferred, as listed in Table 2. Data is transferred MSB first.

Table 2. Number of Transferred Bytes Within One Communication Frame

N1	N0	DESCRIPTION
0	0	Transfer 1 byte
0	1	Transfer 2 bytes
1	0	Transfer 3 bytes
1	1	Transfer 4 bytes

[A4 : A0] Identifies the address of the register to be accessed during the read or write operation. For multibyte transfers, this address is the starting address. Note that the address is written to the AFE7071 MSB first and counts down for each byte.

Figure 37 shows the serial interface timing diagram for an AFE7071 write operation. **SCLK** is the serial interface clock input to AFE7071. Serial data enable **SDENB** is an active-low input to the AFE7071. **SDIO** is serial data in. Input data to the AFE7071 is clocked on the rising edges of **SCLK**.






Figure 37. Serial Interface Write Timing Diagram

Figure 38 shows the serial interface timing diagram for an AFE7071 read operation. **SCLK** is the serial interface clock input to AFE7071. Serial data enable **SDENB** is an active-low input to the AFE7071. **SDIO** is serial data-in during the instruction cycle. In the 3-pin configuration, **SDIO** is data-out from the AFE7071 during the data transfer cycle(s), while **ALARM\_SDO** is in a high-impedance state. In the 4-pin configuration, **ALARM\_SDO** is data-out from the AFE7071 during the data transfer cycle(s). At the end of the data transfer, **ALARM\_SDO** outputs low on the final falling edge of **SCLK** until the rising edge of **SDENB**, when it enters the high-impedance state.




Figure 38. Serial Interface Read Timing Diagram



#### **REGISTER DESCRIPTIONS**

In the SIF interface there are three types of registers, NORMAL, READ\_ONLY, and WRITE\_TO\_CLEAR. The NORMAL register type allows data to be written and read from the register. All 8 bits of the data are registered at the same time, but there is no synchronizing with an internal clock. All register writes are asynchronous with respect to internal clocks. READ\_ONLY registers only allow reading of the registers—writing to them has no effect. WRITE\_TO\_CLEAR registers are just like NORMAL registers in that they can be written and read; however, when the internal signals set a bit high in these registers, that bit stays high until it is written to 0. This way, interrupts are captured and constant until dealt with and cleared.

## **Register Map**

Name	Address	Default	(MSB) bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	(LSB) bit 0
CONFIG0	0x00	0x10	div2_dacclk_ena	div2_sync_ena	clkio_sel	clkio_out_ena_n	data_clk_sel	Reserved	fifo_ena	sync_lorQ
CONFIG1	0x01	0x10	twos	iqswap	Rese	erved	daca_ complement	dacb_ complement	Reserved	
CONFIG2	0x02	0xXX	Unused	Unused	Unused	Unused	Unused	Unused	Alarm_fifo_ 2away	Alarm_fifo_1away
CONFIG3	0x03	0x10	alarm_or_sdo_ ena	sif_4pin	SLEEP	TXENABLE	SYNC	sync_sleep	_txenable_sel	msb_out
CONFIG4	0x04	0x0F	fuse_pd	Reserved	pd_clkrcvr	pd_clkrcvr_ mask		coars	se_dac(3:0)	
CONFIG5	0x05	0x00	offset_ena	qmc_corr_ena	Reserved			filter_tune(4:0	)	
CONFIG6	0x06	0x00	Reserved	pd_rf_out	pd_dac	pd_analogout	Reserved	pd_tf_out_ mask	pd_dac_mask	pd_analogout_ mask
CONFIG7	0x07	0x13	mask_2away	mask_1away	fifo_sync_mask	fifo_offset	alarm2away_ ena			alarm_1away_ ena
CONFIG8	0x08	0x00				qmc_offseta	(7:0)			
CONFIG9	0x09	0x7A				qmc_offsetb	(7:0)			
CONFIG10	0x0A	0xB6		С	mc_offseta(12:8)			Unused	Unused	Unused
CONFIG11	0x0B	0xEA		С	mc_offsetb(12:8)			Unused	Unused	Unused
CONFIG12	0x0C	0x45				qmc_gaina	(7:0)			
CONFIG13	0x0D	0x1A				qmc_gainb	(7:0)			
CONFIG14	0x0E	0x16	qmc_phase (7:0)							
CONFIG15	0x0F	0xAA	qmc_pl	nase(9:8)		qmc_gaini(10:8)			qmc_gainq(10	:8)
CONFIG16	0x10	0xC6				Reserve	ed			
CONFIG17	0x11	0x24				Reserve	ed			
CONFIG18	0x12	0x02				Reserve	ed			
CONFIG19	0x13	0x00				Reserve	ed			
CONFIG20	0x14	0x00				Reserve	ed			
CONFIG21	0x15	0x00				Reserve	ed			
CONFIG22	0x16	0x00				Reserve	ed			
CONFIG23	0x17	0xXX				Reserve	ed			
CONFIG24	0x18	0xXX				Reserve	ed			
CONFIG25	0x19	0xXX				Reserve	ed			
CONFIG26	0x1A	0xXX				Reserve	ed			
CONFIG27	0x1B	0xXX				Reserve	ed			
CONFIG28	0x1C	0xXX				Reserve	ed			
CONFIG29	0x1D	0xXX				Reserve	ed			
CONFIG30	0x1E	0xXX				Reserve	ed			
CONFIG31	0x1F	0x82	titest_voh	titest_vol			Versio	n(5:0)		

Copyright © 2012, Texas Instruments Incorporated Product Folder Links: *AFE*7071



## Register name: CONFIG0; Address: 0x00

BIT 7

div2_dacclk_ena	div2_sync_ena	clkio_sel	clkio_out_ena_n	data_clk_sel	Reserved	fifo_ena	sync_lorQ
0	0	0	1	0	0	0	0

#### **Table 3. Clock Mode Memory Programming**

Mode	div2_dacclk_ena	div2_sync_ena	clkio_sel	clkio_out_ena_n	data_clk_sel
Dual input clock(00)	1	0	1	1	0
Dual output clock (01)	1	1	0	0	0
Single differential DDR clock (10)	0	0	0	1	1
Single differential SDR clock (11)	0	0	1	1	1

div2\_dacclk\_ena: When set to 1, this enables the divide-by-2 in the DAC clock path. This must be set to 1

when in dual-input clock mode or dual-output clock mode.

div2\_sync\_ena: When set to 1, the divide-by-2 is synchronized with the iq\_flag. It is only useful in the dual-

clock modes when the divide-by-2 is enabled. Care must be take to ensure the input data

and DAC clocks are correctly aligned.

clkio\_sel: This bit is used to determine which clock is used to latch the input data. This should be set

according to Table 3.

clkio\_out\_ena\_n: When set to 0, the clock CLK\_IO is an output. Depending on the mode, is should be set

according to Table 3.

data\_clk\_sel: This bit is used to determine which clock is used to latch the input data. This should be set

according to Table 3.

fifo ena: When asserted, the FIFO is enabled. Used in dual-input clock mode only. In all other

modes, the FIFO is bypassed.

sync\_lorQ: When set to 0, sync is latched on the I phase of the input clock. When set to 1, sync is

detected on the Q phase of the clock and is sent to the rest of the chip when the next I

data is presented.



## Register name: CONFIG1; Address: 0x01

BIT 7 BIT 0

twos	iqswap	Reserved		daca_complement	dacb_complement	Reserved		
0	0	0	1	0	0	Х	X	

twos: When asserted, the input to the chip is 2s complement, otherwise offset binary.

igswap: When asserted, the DACA data is driven onto DACB and reverse.

daca\_complement: When asserted, the output to DACA is complemented. This allows the user of the chip

effectively to change the + and - designations of the PADs.

dacb\_complement: When asserted, the output to DACB is complemented. This allows the user of the chip

Product Folder Links: AFE7071

effectively to change the + and - designations of the PADs.

Submit Documentation Feedback



Register name: CONFIG2; Address: 0x02

Write-to-clear register bits remain asserted once set. Each bit must be written to 0 before another 1 can be captured.

BIT 7 BIT 0 Unused Unused Unused Unused Unused Unused Alarm\_fifo\_2away Alarm\_fifo\_1away 0 0 0 0 0 0

Alarm\_fifo\_2away: When asserted, the FIFO pointers are 2 away from collision. (WRITE\_TO\_CLEAR)

Alarm\_fifo\_1away: When asserted, the FIFO pointers are 1 away from collision. (WRITE\_TO\_CLEAR)

## Register name: CONFIG3; Address: 0x03 (INTERFACE SELECTION)

BIT 7							BIT 0
alarm_or_sdo_ena	sif_4pin	SLEEP	TXenable	SYNC	sync_sleep_	txenable_sel	msb_out
0	0	0	1	0	0	0	0

alarm\_or\_sdo\_e When asserted, the output of the ALARM\_SDO pin is enabled.

na:

sif\_4pin: When asserted, the part is in 4-pin SPI mode. The data-out is output on the ALARM\_SDO

pin. If this bit is not enabled, the alarm signal is output on the ALARM SDO pin.

sleep: When asserted, all blocks programmed to go to sleep in CONFIG4 and CONFIG6 registers

labeled pd\_\*\*\*\_mask are powered down.

TXenable: When 0, the data path is zeroed. When 1, the device transmits.

sync: When written with a 1, the part is synced. To be resynced using the sif register, it must be

reset to 0 by writing a 0 then write a 1 to the sif to sync.

sync\_sleep\_ This is used to define the function of the SYNC\_SLEEP pin. This pin can be used for multiple txenable\_sel: functions, but only one at a time. When it is set to control any one of the functions, all other

functions are controlled by writing their respective sif register bits.

sync_sleep_txenable _sel	Pin controls
00	All controlled by sif bit
01	TXENABLE
10	SYNC
11	SLEEP

msb\_out: When set, and alarm\_sdo\_out\_ena is also set, the ALARM\_SDO pin outputs the value of

daca bit 13.

#### SLOS789C -MAY 2012-REVISED JANUARY 2012



Register name: CONFIG4; Address: 0x04

BIT 7 BIT 0

fuse_pd	Reserved	pd_clkrcvr	pd_clkrcvr_mask	coarse_dac(3:0)			
0	0	0	0	1	1	1	1

fuse\_pd: When set to 1, the fuses are powered down. This saves approximately 50 µA at 1.8 V for

every intact fuse. The default value is 0.

pd\_clkrcvr: When asserted, the clock receiver is powered down.

pd\_clkrcvr\_mask: When asserted, allows the clock receiver to be powered down with the SYNC\_SLEEP pin or

sleep register bit.

coarse\_dac: DAC full-scale current control

#### Register name: CONFIG5; Address: 0x05

BIT 7 BIT 0

offset_ena	qmc_corr_ena	Reserved		filter_tune(4:0)				
0	0	0	0	0	0	0	0	

offset\_ena: When asserted, the qmc offset blk is enabled.

qmc\_corr\_ena: When asserted, the qmc correction is enabled.

filter\_tune(4:0): Bits used to change the bandwidth of the analog filters

#### Register name: CONFIG6; Address: 0x06

BIT 7 BIT 0

pd_lvds	pd_rf_out	pd_dac	pd_analogout	Reserved	pd_tf_out_mask	pd_dac_mask	pd_analogout_ mask
0	0	0	1	1	1	0	0

pd Ivds: Powers down the LVDS output circuit (not connected on AFE7071). Assert to save 12 mA

on the MODVDD18 supply

pd\_rf\_out: When asserted, the RF output is powered down.

pd\_dac: When asserted, DACs are powered down.

pd\_analog\_out: When asserted, the RF analog output is powered down.

The following are used to determine what blocks are powered down when the SYNC\_SLEEP pin is used or the sleep register bit is set.

pd\_rf\_out\_mask: When asserted, allows the RF output to be powered down

pd\_dac\_mask: When asserted, allows the DACs to be powered down



## Register name: CONFIG7; Address: 0x07

BIT 7 BIT 0

mask_2away	mask_1away	_1away fifo_sync_mask		fifo_offse	t	alarm_2away_ena	alarm_1away_ena
0	0	0	1	0	0	1	1

mask\_2away: When set to 1, the ALARM\_SDO pin is not asserted when the FIFO pointers are 2 away

from collision. The alarm still shows up in the CONFIG7 bits.

When set to 1, the ALARM SDO pin is not asserted when the FIFO pointers are 1 away mask 1away:

from collision. The alarm still shows up in the CONFIG7 bits.

fifo\_sync\_mask: When set to 1, the sync to the FIFO is masked off. Sync does not then reset the pointers.

If the value is 0, when the sync is toggled the FIFO pointers are reset to the offset values.

fifo\_offset: Used to set the offset pointers in the FIFO. Programs the starting location of the output

side of the FIFO, allows the output pointer to be shifted from -4 to +3 (2s complement) positions with respect to its default position when synced. The default position for the

output side pointer is 2. The input side pointer defaults to 0.

When asserted, alarms from the FIFO that represent the pointers being 2 away from alarm 2away ena:

collision are enabled.

When asserted, alarms from the FIFO that represent the pointers being 1 away from alarm\_1away\_ena:

collision are enabled.

#### Register name: CONFIG8; Address: 0x08

BIT 7							BIT 0
			qmc_offs	seta (7:0)			
0	0	0	0	0	0	0	0

Bits 7:0 of qmc\_offseta. The complete registers qmc\_offseta[12:0] and qmc\_offsetb[12:0] qmc\_offseta(7:0):

are updated when CONFIG8 is written, so CONFIG9, CONFIG10, and CONFIG11 should

be written before CONFIG8.

## Register name: CONFIG9; Address: 0x09

_	BIT 7							BIT 0		
		qmc_offsetb (7:0)								
	0	1	1	1	1	0	1	0		

qmc\_offsetb(7:0): Bits 7:0 of qmc\_offsetb. The complete registers qmc\_offseta[12:0] and qmc\_offsetb[12:0]

are updated when CONFIG8 is written, so CONFIG9, CONFIG10, and CONFIG11 should

be written before CONFIG8.

## Register name: CONFIG10; Address: 0x0A

Copyright © 2012, Texas Instruments Incorporated

BIT 7							BIT 0
		qmc_offseta(12:8)	Unused	Unused	Unused		
1	0	1	1	0	1	1	0

Bits 12:8 of qmc\_offseta. The complete registers qmc\_offseta[12:0] and qmc\_offsetb[12:0] qmc\_offsetb(12:8):

are updated when CONFIG8 is written, so CONFIG9, CONFIG10, and CONFIG11 should

be written before CONFIG8.



## Register name: CONFIG11; Address: 0x0B

 BIT 7

 qmc\_offsetb(12:8)
 Unused
 Unused
 Unused
 Unused

 1
 1
 1
 0
 1
 0
 1
 0

qmc\_offsetb(12:8): Bits 12:8 of qmc\_offsetb. The complete registers qmc\_offseta[12:0] and

qmc\_offsetb[12:0] are updated when CONFIG8 is written, so CONFIG9, CONFIG10, and

CONFIG11 should be written before CONFIG8.

#### Register name: CONFIG12; Address: 0x0C

BIT 7							BIT 0		
	qmc_gaina (7:0)								
0	1	0	0	0	1	0	1		

qmc\_gaina(7:0):

Bits 7:0 of qmc\_gaina. The complete registers qmc\_gaina[10:0], qmc\_gainb[10:0] and qmc\_phase[9:0] are updated when CONFIG12 is written, so CONFIG13, CONFIG14, and CONFIG15 should be written before CONFIG12.

## Register name: CONFIG13; Address: 0x0D

BIT 7							BIT 0		
qmc_gainb (7:0)									
0 0 0 1 1 0 0									

qmc gainb(7:0):

Bits 7:0 of qmc\_gainb. The complete registers qmc\_gaina[10:0], qmc\_gainb[10:0] and qmc\_phase[9:0] are updated when CONFIG12 is written, so CONFIG13, CONFIG14, and CONFIG15 should be written before CONFIG12.

## Register name: CONFIG14; Address: 0x0E

BIT 7							BIT 0		
	qmc_phase (7:0)								
0	0	0	1	0	1	1	0		

qmc\_phase(7:0)

Bits 7:0 of qmc\_phase. The complete registers qmc\_gaina[10:0], qmc\_gainb[10:0] and qmc\_phase[9:0] are updated when CONFIG12 is written, so CONFIG13, CONFIG14, and CONFIG15 should be written before CONFIG12.

## Register name: CONFIG15; Address: 0x0F

BIT 7							BIT 0
qmc_r	ohase(9:8)		qmc_gaina(10:8)			qmc_gainb(10:8)	
1	0	1	0	1	0	1	0

qmc\_phase(9:8): Bits 9:8 of qmc\_phase value qmc\_gaina(10:8): Bits 9:8 of qmc\_gaina value qmc\_gainb(10:8): Bits 9:8 of qmc\_gainb value

The complete registers qmc\_gaina[10:0], qmc\_gainb[10:0] and qmc\_phase[9:0] are updated when CONFIG12 is written, so CONFIG13, CONFIG14, and CONFIG15 should be written before CONFIG12.

www.ti.com

## Register name: CONFIG16; Address: 0x10

BIT 7							BIT 0
			Rese	erved			
1	1	0	0	0	1	1	0

## Register name: CONFIG17; Address: 0x11

BIT 7							BIT 0	
Reserved								
0 0 1 0 0 1 0 0								

## Register name: CONFIG18; Address: 0x12

BIT 7							BIT 0
			Rese	erved			
0	0	0	0	0	0	1	0

## Register name: CONFIG19; Address: 0x13

BIT 7							BIT 0			
	Reserved									
0	0 0 0 0 0 0 0									

## Register name: CONFIG20; Address: 0x14

BIT 7							BIT 0
			Rese	erved			
0	0	0	0	0	0	0	0

## Register name: CONFIG21; Address: 0x15

BIT 7							BIT 0		
	Reserved								
0	0	0	0	0	0	0	0		

## Register name: CONFIG22; Address: 0x16

BII /							BH 0	
	Reserved							
0	0	0	0	0	0	0	0	



Register name:	CONFIG23;	Address:	0x17
----------------	-----------	----------	------

BIT 7							BIT 0	
	Reserved – Varies from device to device							
X	Х	Х	X	Х	Х	X	Х	

## Register name: CONFIG24; Address: 0x18

BIT 7							BIT 0
		re	served – Varies fr	om device to devi	ce		
X	Х	X	Х	Х	X	Х	Х

## Register name: CONFIG25; Address: 0x19

BIT 7							BIT 0					
	Reserved – Varies from device to device											
X												

## Register name: CONFIG26; Address: 0x1A

BIT 7							BIT 0				
Reserved – Varies from device to device											
X X X X X X X X											

## Register name: CONFIG27; Address: 0x1B

BIT 7	BIT 7  Reserved – Varies from device to device	BIT 0										
	Reserved – Varies from device to device											
X X X X X X X X X												

## Register name: CONFIG28; Address: 0x1C

BIT 7				BIT 0								
Reserved – Varies from device to device												
X X X X X X X X												

## Register name: CONFIG29; Address: 0x1D

BIT 7							BIT 0						
	Reserved – Varies from device to device												
X													

## Register name: CONFIG30; Address: 0x1E

BIT 7							BIT 0					
	Reserved – Varies from device to device											
X												

## Register name: CONFIG31; Address: 0x1F

BIT 7							BIT 0					
titest_voh	titest_vol		Version(5:0)									
1	0	0	0	0	0	1	0					

titest\_voh: Bit held high for sif test purposes titest\_voh: Bit held low for sif test purposes

version: Version of the chip

Submit Documentation Feedback



#### PARALLEL DATA INPUT

The AFE7071 input is either complex I and Q data interleaved on D[13:0] at a data rate 2x the internal output sample clock frequency.

#### **CLOCK MODES**

The AFE7071 has three clock modes for providing the DAC sample clock and data latching clocks.

Clock Mode	CLK_IO	FIFO	DataLatch	DACCLKFreqRatio	DataFormat	Progamming Bits
Dual-input clock	Input	Enabled	CLK_IO	O 1x or 2x internal sample clock IQ or phase (MSB/LSB)		
Dual-output clock	Output	Disabled	CLK_IO	2× internal sample clock	IQ or phase (MSB/LSB)	See Table 3 in CONFIG0 decription.
Single differential DDR clock	Disabled	Disabled	DACCLK	1× internal sample clock	IQ or phase (MSB/LSB)	

#### **DUAL-INPUT CLOCK MODE**

In dual-input clock mode, the user provides both a differential DAC clock at pins DACCLKP/N at 2x the internal sample clock frequency and a second single-ended CMOS-level clock at CLK\_IO for latching input data. The DACCLK is divided by 2 internally to provide the internal output sample clock, with the phase determined by the IQ\_FLAG input. The IQ\_FLAG signal can either be a repetitive high/low signal or a single event that is used to reset the clock divider phase and identify the I sample.

CLK\_IO is an SDR clock at the input data rate, or 2x the internal sample-clock frequency. The DAC clock and data clock must be frequency locked, and a FIFO is used internally to absorb the phase difference between the two clock domains. The phase relationship of CLK\_IO and DACCLK can be any phase at the initial sync of the FIFO, and thereafter can move up to ±4 clock cycles before the FIFO input and output pointers overrun and cause data errors. In dual-input clock mode, the latency from input data to output samples is not controlled because the FIFO can introduce a one-clock cycle variation in latency, depending on the exact phase relationship between DACCLK and CLK\_IO.

An external sync must be given on the SYNC\_SLEEP pin to reset/initialize internal signal processing blocks. Because the internal processing blocks process I and Q in parallel, the user can provide the sync signal during either the I or Q input times (or both). Note that the internal sync signal must propagate through the input FIFO, and therefore the latency of the sync updates of the signal processing blocks is not controlled.






Figure 39. Dual-Input Clock Mode

#### **DUAL-OUTPUT CLOCK MODE**

In dual-output clock mode, the user provides a differential DAC clock at pins DACCLKP/N at 2x the internal sample clock frequency. The DACCLK is divided by 2 internally to provide the internal output sample clock, with the phase determined by the IQ\_FLAG input. The IQ\_FLAG signal can either be a repetitive high/low signal or a single event that is used to reset the clock divider phase and identify the I sample.

The AFE7071 outputs a single-ended CMOS-level clock at CLK\_IO for latching input data. CLK\_IO is an SDR clock at the input data rate, or  $2\times$  the internal sample clock frequency. The CLK\_IO clock can be used to drive the input data source (such as digital upconverter) that sends the data to the DAC. Note that the CLK\_IO delay relative to the input DACCLK rising edge ( $t_d$ ) in Figure 40) increases with increasing loads.

An external sync can be given on the SYNC\_SLEEP pin to reset/initialize internal signal processing blocks. Because the internal processing blocks process I and Q in parallel, the user can provide the sync signal during either the I or Q input times (or both).

In the dual-output clock mode, the FIFO is bypassed, so the latency from the data input to the DAC output and the time from sync input to update of the signal processing block are deterministic.

Submit Documentation Feedback






Figure 40. Dual-Output Clock Mode Timing Diagram

## SINGLE DIFFERENTIAL DDR CLOCK

In single differential DDR clock mode, the user provides a differential clock to DACCLKP/N at the internal output sample clock frequency. The rising and falling edges of DACCLK are used to latch I and Q data, respectively. The internal output sample clock is derived from DACCLKP/N.

An external sync can be given on the SYNC\_SLEEP pin to reset/initialize internal signal processing blocks. Because the internal processing blocks process I and Q in parallel, the user can provide the sync signal during either the I or Q input times (or both).

In the single differential DDR clock mode, the FIFO is bypassed, so the latency from the data input to the DAC output and the time from sync input to update of the signal processing block are deterministic.






Figure 41. Single-Clock-Mode Timing Diagram

## **FIFO ALARMS**

The FIFO only operates when the write and read pointers are positioned properly. If either pointer over- or underruns the other, samples are duplicated or skipped. To prevent this, register CONFIG2 can be used to track two FIFO-related alarms:

- alarm\_fifo\_2away: Occurs when the pointers are within two addresses of each other
- alarm fifo 1away: Occurs when the pointers are within one address of each other

These two alarm events are generated asynchronously with respect to the clocks and can be accessed through the ALARM\_SDO pin by writing a 1 in register alarm\_or\_sdo\_ena (CONFIG3[7]) and 0 in register sif\_4pin (CONFIG3[6]).

## QUADRATURE MODULATOR CORRECTION (QMC) BLOCK

The quadrature modulator correction (QMC) block provides a means for changing the phase balance of the complex signal to compensate for I and Q imbalance present in an analog quadrature modulator. The block diagram for the QMC block is shown in Figure 42. The QMC block contains three programmable parameters. Registers qmc\_gaina(10:0) and qmc\_gainb(10:0) control the I and Q path gains and are 11-bit values with a range of 0 to approximately 2.0. Register qmc\_phase(9:0) controls the phase imbalance between I and Q and is a 10-bit value with a range of -1/8 to approximately +1/8. LO feedthrough can be minimized by adjusting the DAC offset feature described below.






Figure 42. QMC Gain/Phase Block Diagram

The LO feedthrough can be minimized by adjusting the DAC offset. Registers qmc\_offseta(12:0) and qmc\_offsetb(12:0) control the I and Q path offsets and are 13-bit values with a range of -4096 to 4095. The DAC offset value adds a digital offset to the digital data before digital-to-analog conversion. The qmc\_gaina and qmc\_gainb registers can be used to back off the signal before the offset to prevent saturation when the offset value is added to the digital signal.




Figure 43. QMC Offset Block Diagram

#### **REVISION HISTORY**

Changes from Original (May 2012) to Revision A	Page
Revised the Product Preview data sheet	1
Changes from Revision A (October 2012) to Revision B	Page
Changed the device From: Product Preview To: Production data	1
Changes from Revision B (December 2012) to Revision C	Page
• Changed the TYP value of f <sub>LO</sub> = 450 MHz, Analog Output noise floor From: 156 To: 143	6

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
AFE7071IRGZR	Active	Production	VQFN (RGZ)   48	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	AFE7071I
AFE7071IRGZR.B	Active	Production	VQFN (RGZ)   48	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	AFE7071I
AFE7071IRGZT	Active	Production	VQFN (RGZ)   48	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	AFE7071I
AFE7071IRGZT.B	Active	Production	VQFN (RGZ)   48	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	AFE7071I

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AFE7071IRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AFE7071IRGZR	VQFN	RGZ	48	2500	350.0	350.0	43.0

7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224671/A





PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated