





AFE53902-Q1, AFE43902-Q1 SBASAC2 – JUNE 2023

# AFEx3902-Q1 Smart Analog Front End (AFE) for Multislope Thermal Foldback and LUT-Based Control With I<sup>2</sup>C and SPI

# 1 Features

**TEXAS** 

INSTRUMENTS

- AEC-Q100 qualified for automotive applications:
   Temperature grade 1: -40°C to +125°C, T<sub>A</sub>
- Multislope thermal foldback
  - 10-bit analog-to-digital converter (ADC) input
  - Digital-to-analog converter (DAC) output
    - 10-bit (AFE53902-Q1)
    - 8-bit (AFE43902-Q1)
  - Pulse Width Modulation (PWM) output with 7-bit duty cycle
  - Standalone operation from nonvolatile memory (NVM)
  - Look-up table (LUT) based parameter configuration
  - Piecewise-linearizer for thermistor
  - Automatically detects I<sup>2</sup>C or SPI
    - 1.62-V V<sub>IH</sub> with V<sub>DD</sub> = 5.5 V
- VREF/MODE pin selects between programming and standalone modes
- User-programmable NVM
- Internal, external, or VDD reference
- Wide operating range
- Power supply: 1.8 V to 5.5 V
- Tiny package: 16-pin WQFN (3 mm × 3 mm)

# 2 Applications

- Automotive rear light
- Automotive headlight

# **3 Description**


The 10-bit AFE53902-Q1 and 8-bit AFE43902-Q1 devices (AFEx3902-Q1) are dual-channel, smart analog front ends (AFE) targeted for multislope thermal foldback of LED lighting. The output of LED lights reduce with an increase in temperature. Multislope thermal foldback helps maintain a steady light output from LEDs, irrespective of temperature change, while limiting the LED temperature to programmed thresholds.

The AFEx3902-Q1 have an ADC for temperature input and a DAC or PWM generator as an output. These devices have an integrated state machine that is preprogrammed as a multislope thermal foldback controller. The AFEx3902-Q1 are an excellent choice for thermal foldback of automotive rear lights and headlights, as well as horticulture lights. The AFEx3902-Q1 work independently from the parameters programed into the NVM, and thus enable these smart AFEs for *processor-less* applications and design reuse. These devices also automatically detect I<sup>2</sup>C or SPI, and have an internal reference.

#### **Device Information**

PART NUMBER	RESOLUTION	PACKAGE <sup>(1)</sup>
AFE53902-Q1	10-bit	RTE (WQFN, 16)
AFE43902-Q1	8-bit	

<sup>(1)</sup> For all available packages, see the orderable addendum at the end of the data sheet.



## Multislope Thermal Foldback Using AFEx3902-Q1



# **Table of Contents**

1 Features	
2 Applications	
3 Description	
4 Revision History	
5 Pin Configuration and Functions	
6 Specifications	
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	
6.4 Thermal Information	5
6.5 Electrical Characteristics: Voltage Output	<mark>6</mark>
6.6 Electrical Characteristics: ADC Input	<mark>8</mark>
6.7 Electrical Characteristics: General	9
6.8 Timing Requirements: I <sup>2</sup> C Standard Mode	10
6.9 Timing Requirements: I <sup>2</sup> C Fast Mode	
6.10 Timing Requirements: I <sup>2</sup> C Fast Mode Plus	10
6.11 Timing Requirements: SPI Write Operation	11
6.12 Timing Requirements: SPI Read and Daisy	
Chain Operation (FSDO = 0)	
6.13 Timing Requirements: SPI Read and Daisy	
Chain Operation (FSDO = 1)	
6.14 Timing Requirements: PWM Output	
6.15 Timing Diagrams	
	12

	6.16 Typical Characteristics: Voltage Output	. 14
	6.17 Typical Characteristics: ADC	. 19
	6.18 Typical Characteristics: General	. 21
7	Detailed Description	22
	7.1 Overview	
	7.2 Functional Block Diagram	.22
	7.3 Feature Description.	
	7.4 Device Functional Modes	
	7.5 Programming	. 32
	7.6 Register Maps	38
8	Application and Implementation	.47
	8.1 Application Information	. 47
	8.2 Typical Applications	. 47
	8.3 Power Supply Recommendations	55
	8.4 Layout	. 55
9	Device and Documentation Support	56
	9.1 Receiving Notification of Documentation Updates	. 56
	9.2 Support Resources	. 56
	9.3 Trademarks	. 56
	9.4 Electrostatic Discharge Caution	56
	9.5 Glossary	. 56
10	) Mechanical, Packaging, and Orderable	
	Information	. 56

# **4 Revision History**

DATE	REVISION	NOTES
June 2023	*	Initial release



# **5** Pin Configuration and Functions




Figure 5-1. RTE Package, 16-pin WQFN (Top View)

### Table 5-1. Pin Functions

PIN TYPE		TVDE	DESCRIPTION			
NO.	NAME		DESCRIPTION			
1	FB0	Input	Connect this pin to VDD with a pullup resistor.			
2	AIN0	Input	Analog input for ADC0.			
3	NC	_	Not connected.			
4	NC	_	Not connected.			
5	NC/SDO	Output	s pin is configurable as SDO. In SDO mode, connect this pin to the I/O voltage with an extern up resistor.			
6	SCL/SYNC	Output	I <sup>2</sup> C serial interface clock or SPI chip select input. Connect this pin to the I/O voltage using an external pullup resistor.			
7	A0/SDI	Input	Address configuration input for I <sup>2</sup> C or serial data input for SPI. For the A0 function, connect this pin to VDD, AGND, SDA, or SCL for address configuration. For the SDI function, this pin does not need to be pulled up or pulled down.			
8	SDA/ SCLK/PWM	Input/Output	Bidirectional I <sup>2</sup> C serial data bus or SPI clock input. Connect this pin to the I/O voltage using an external pullup resistor. This pin acts as the PWM output for multislope thermal foldback. Pull the MODE pin high to enable PWM output.			
9	NC	_	Not connected.			
10	NC	_	Not connected.			
11	OUT1	Output	For voltage output, this pin is the analog output from DAC channel 0. In PWM output mode, keep this pin unconnected.			
12	FB1	Input	For voltage output, this pin is the voltage feedback input for DAC channel 0. Connect this pin to OUT0 for closed-loop amplifier output. In PWM output mode, keep this pin unconnected.			
13	САР	Power	External bypass capacitor for the internal LDO. Connect a capacitor (approximately 1.5 $\mu F)$ between CAP and AGND.			
14	AGND	Ground	Ground reference point for all circuitry on the device.			
15	VDD	Power	Supply voltage: 1.8 V to 5.5 V			



#### Table 5-1. Pin Functions (continued)

	PIN	TYPE	DESCRIPTION	
NO.	NAME	TIFE	DESCRIPTION	
16	VREF/ MODE	Input	External reference or interface mode select input. Connect a capacitor (approximately 0.1 $\mu$ F) between VREF/MODE and AGND. Use a pullup resistor to VDD when the external reference is not used. Make sure that this pin does not ramp up before VDD. In case an external reference is used or when in interface select mode, make sure the reference ramps up after VDD. Pull this pin low to enable I <sup>2</sup> C or SPI communication. Pull this pin high to enable PWM output.	
Thermal Pad	hermal Pad   Ground		Connect the thermal pad to AGND.	



## **6** Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage, V <sub>DD</sub> to AGND	-0.3	6	V
	Digital inputs to AGND	-0.3	V <sub>DD</sub> + 0.3	V
	V <sub>FBX</sub> to AGND	-0.3	V <sub>DD</sub> + 0.3	V
	V <sub>OUTX</sub> to AGND	-0.3	V <sub>DD</sub> + 0.3	V
V <sub>REF</sub>	External reference, V <sub>REF</sub> to AGND	-0.3	V <sub>DD</sub> + 0.3	V
	Current into any pin except the OUTx, VDD, and AGND pins	-10	10	mA
TJ	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

## 6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD classification level 2		±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011 CDM ESD classification level C4B	Corner pins (1, 4, 5, 8, 9, 12, 13, and 16)	±750	
		CDM ESD classification level C4D	All pins	±500	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>DD</sub>	Positive supply voltage to ground (AGND)	1.7	5.5	V
V <sub>REF</sub>	External reference to ground (AGND)	1.7	V <sub>DD</sub>	V
V <sub>IH</sub>	Digital input high voltage, 1.7 V < $V_{DD} \le 5.5$ V	1.62		V
VIL	Digital input low voltage		0.4	V
C <sub>CAP</sub>	External capacitor on CAP pin	0.5	15	μF
T <sub>A</sub>	Ambient temperature	-40	125	°C

## 6.4 Thermal Information

		AFEx3902-Q1	
	THERMAL METRIC <sup>(1)</sup>	RTE (WQFN)	UNIT
		16 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	49	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	50	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	24.1	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.1	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	24.1	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	8.7	°C/W

(1) For information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.5 Electrical Characteristics: Voltage Output

minimum and maximum specifications at  $-40^{\circ}C \le T_A \le +125^{\circ}C$  and typical specifications at  $T_A = 25^{\circ}C$ ,  $1.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}$ , DAC reference tied to VDD, gain = 1 ×, DAC output pin (OUT) loaded with resistive load ( $R_L = 5 \text{ k}\Omega$  to AGND) and capacitive load ( $C_L = 200 \text{ pF}$  to AGND), and digital inputs at VDD or AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STAT	IC PERFORMANCE					
	Resolution	AFE53902-Q1	10			Bits
	Resolution	AFE43902-Q1	8			Dits
INL	Integral nonlinearity <sup>(1)</sup>	AFE53902-Q1	-1.25		1.25	LSB
		AFE43902-Q1	-1		1	LOD
DNL	Differential nonlinearity <sup>(1)</sup>		-1		1	LSB
		Code 0d into DAC, external reference, $V_{DD}$ = 5.5 V		6	12	
	Zero-code error <sup>(2)</sup>	Code 0d into DAC, internal V <sub>REF</sub> , gain = 4 ×, V <sub>DD</sub> = 5.5 V		6	15	mV
	Zero-code error temperature coefficient <sup>(2)</sup>			±10		μV/°C
		$1.7 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}, \text{V}_{\text{FB}}$ pin shorted to $\text{V}_{\text{OUT}}$ , DAC code: 8d for 10-bit resolution, 2d for 8-bit resolution	-0.75	0.3	0.75	
	Offset error <sup>(2)</sup>	2.7 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V, V <sub>FB</sub> pin shorted to V <sub>OUT</sub> , DAC code: 8d for 10-bit resolution, 2d for 8-bit resolution	-0.5	0.25	0.5	%FSR
	Offset-error temperature coefficient <sup>(2)</sup>	$V_{\text{FB}}$ pin shorted to $V_{\text{OUT}},$ DAC code: 8d for 10-bit resolution, 2d for 8-bit resolution		±0.0003		%FSR/°
	Gain error <sup>(2)</sup>	Between end-point codes: 8d to 1016d for 10-bit resolution, 2d to 254d for 8-bit resolution	-0.5	0.25	0.5	%FSR
	Gain-error temperature coefficient <sup>(2)</sup>	Between end-point codes: 8d to 1016d for 10-bit resolution, 2d to 254d for 8-bit resolution		±0.0008		%FSR/°
		1.7 V $\leq$ V <sub>DD</sub> $<$ 2.7 V, DAC at full-scale	-1		1	
	Full-scale error <sup>(2)</sup>	2.7 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V, DAC at full-scale, 10-bit resolution	-0.6		0.6	%FSR
		2.7 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V, DAC at full-scale, 8-bit resolution	-0.65		0.65	
	Full-scale-error temperature coefficient <sup>(2)</sup>	DAC at full-scale		±0.0008		%FSR/°
ουτι	PUT					
	Output voltage	Reference tied to V <sub>DD</sub>	0		V <sub>DD</sub>	V
<u>,</u>	Conocitivo lood(3)	R <sub>L</sub> = infinite, phase margin = 30°			200	<b>"</b> Г
CL	Capacitive load <sup>(3)</sup>	Phase margin = 30°			1000	pF
		$V_{DD}$ = 1.7 V, full-scale output shorted to AGND or zero-scale output shorted to $V_{DD}$		15		
	Short-circuit current	$V_{DD}$ = 2.7 V, full-scale output shorted to AGND or zero-scale output shorted to $V_{DD}$		50		mA
		$V_{\text{DD}}$ = 5.5 V, full-scale output shorted to AGND or zero-scale output shorted to $V_{\text{DD}}$		60		
		To V <sub>DD</sub> , DAC output unloaded, internal reference = $1.21 \text{ V}, \text{ V}_{\text{DD}} \ge 1.21 \text{ V} \times \text{gain} + 0.2 \text{ V}$	0.2			V
	Output-voltage headroom <sup>(3)</sup>	To $V_{DD}$ and to AGND, DAC output unloaded, external reference at $V_{DD}$ (gain = 1 ×), the $V_{REF}$ pin is not shorted to $V_{DD}$	0.8			
		To V <sub>DD</sub> and to AGND, I <sub>LOAD</sub> = 10 mA at V <sub>DD</sub> = 5.5 V, I <sub>LOAD</sub> = 3 mA at V <sub>DD</sub> = 2.7 V, I <sub>LOAD</sub> = 1 mA at V <sub>DD</sub> = 1.8 V, external reference at V <sub>DD</sub> (gain = 1 ×), the V <sub>REF</sub> pin is not shorted to V <sub>DD</sub>	10			%FSR



## 6.5 Electrical Characteristics: Voltage Output (continued)

minimum and maximum specifications at  $-40^{\circ}C \le T_A \le +125^{\circ}C$  and typical specifications at  $T_A = 25^{\circ}C$ ,  $1.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}$ , DAC reference tied to VDD, gain = 1 ×, DAC output pin (OUT) loaded with resistive load ( $R_L = 5 \text{ k}\Omega$  to AGND) and capacitive load ( $C_L = 200 \text{ pF}$  to AGND), and digital inputs at VDD or AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		DAC output enabled and DAC code = midscale, $V_{DD}$ = 5.5 V, external reference mode		0.007		
	V <sub>OUT</sub> dc output impedance	DAC output enabled and DAC code = 8d, $V_{DD}$ = 5.5 V, external reference mode		0.25		Ω
		DAC output enabled and DAC code = 1016d, $V_{DD}$ = 5.5 V, external reference mode		0.25		
z <sub>o</sub>	V <sub>FB</sub> dc output impedance <sup>(4)</sup>	DAC output enabled, internal reference (gain = $1.5 \times$ or $2 \times$ ) or external reference at V <sub>DD</sub> (gain = $1 \times$ ), the V <sub>REF</sub> pin is not shorted to V <sub>DD</sub>	400	500	600	kΩ
		DAC output enabled, internal $V_{REF}$ , gain = 3 × or 4 ×	325	400	485	
	Power supply rejection ratio (dc)	Internal V <sub>REF</sub> , gain = 2 ×, DAC at midscale, V <sub>DD</sub> = 5 V ±10%		0.25		mV/V
DYN	AMIC PERFORMANCE					
+	Output voltage settling time	1/4 to 3/4 scale and 3/4 to 1/4 scale settling to 10%FSR, $V_{\text{DD}}$ = 5.5 V		20		116
t <sub>sett</sub>	Output voltage settling time	1/4 to 3/4 scale and 3/4 to 1/4 scale settling to 10%FSR, $V_{DD}$ = 5.5 V, internal $V_{REF}$ , gain = 4 ×		25		μs
	Slew rate	V <sub>DD</sub> = 5.5 V		0.3		V/µs
	Power on glitch magnitude	At start-up, DAC output disabled		75		mV
	Power-on glitch magnitude	At start-up, DAC output disabled, $R_L$ = 100 k $\Omega$		200		mv
	Output-enable glitch magnitude	DAC output disabled to enabled, DAC registers at zero scale, $R_L$ = 100 $k\Omega$		250		mV
	Output noise voltage (peak to	f = 0.1 Hz to 10 Hz, DAC at midscale, $V_{DD}$ = 5.5 V		50		
Vn	peak)	Internal V <sub>REF</sub> , gain = 4 ×, f = 0.1 Hz to 10 Hz, DAC at midscale, V <sub>DD</sub> = 5.5 V		90		μV <sub>PP</sub>
		f = 1 kHz, DAC at midscale, $V_{DD}$ = 5.5 V		0.35		
	Output noise density	Internal V <sub>REF,</sub> gain = 4 ×, f = 1 kHz, DAC at midscale, V <sub>DD</sub> = 5.5 V		0.9		µV/√Hz
	Power supply rejection ratio (ac) <sup>(4)</sup>	Internal V <sub>REF</sub> , gain = 4 ×, 200-mV 50-Hz or 60-Hz sine wave superimposed on power supply voltage, DAC at midscale		-68		dB
	Code change glitch impulse	±1 LSB change around midscale (including feedthrough)		10		nV-s
	Code change glitch impulse magnitude	±1 LSB change around midscale (including feedthrough)		15		mV

(1) Measured with DAC output unloaded. For external reference and internal reference V<sub>DD</sub> ≥ 1.21 × gain + 0.2 V, between end-point codes: 8d to 1016d for 10-bit resolution and 2d to 254d for 8-bit resolution.

(2) Measured with DAC output unloaded.

(3) Specified by design and characterization, not production tested.

(4) Specified with 200-mV headroom with respect to reference value when internal reference is used.



## 6.6 Electrical Characteristics: ADC Input

minimum and maximum specifications at  $-40^{\circ}C \le T_A \le +125^{\circ}C$  and typical specifications at  $T_A = 25^{\circ}C$ , 1.7 V  $\le V_{DD} \le 5.5$  V, DAC reference tied to VDD, gain = 1 ×, and digital inputs at VDD or AGND (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
STAT	IC PERFORMANCE					
	Resolution		10			Bits
INL	Integral nonlinearity <sup>(1) (2)</sup>		-2		2	LSB
DNL	Differential nonlinearity <sup>(1)</sup> <sup>(2)</sup>		-1		1	LSB
Offset e	Offset error <sup>(1) (2) (3)</sup>	1.7 V ≤ V <sub>DD</sub> < 2.7 V	-5	0	5	mV
	Oliset enor (1) (2) (0)	$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$	-5	0	5	
	Gain error <sup>(1) (2) (4)</sup>		-1		1	%FSR
INPU	Т		L		-	
	Input voltage range	External $V_{REF} = V_{DD}$ , $V_{FB}$ attenuation is 1	0		V <sub>DD</sub>	V
DYNA	AMIC PERFORMANCE				I	
	Data rate <sup>(2)</sup>	ADC averaging setting is 4 samples	1406		2008	SPS
	Sampling capacitor			10		pF

(1) Measured with DAC output unloaded. For external reference and internal reference V<sub>DD</sub> ≥ 1.21 x gain + 0.2 V, between end-point codes: 8d to 1016d for 10-bit resolution, 2d to 254d for 8-bit resolution.

(2) Specified by design and characterization, not production tested.

(3) Measured at DAC at mid-scale, comparator input at Hi-Z, and DAC operating with external reference.



#### 6.7 Electrical Characteristics: General

minimum and maximum specifications at  $-40^{\circ}C \le T_A \le +125^{\circ}C$  and typical specifications at  $T_A = 25^{\circ}C$ ,  $1.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}$ , DAC reference tied to VDD, gain = 1 ×, and digital inputs at VDD or AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
NTE	RNAL REFERENCE						
	Initial accuracy	T <sub>A</sub> = 25°C for all measurements	1.1979	1.212	1.224	V	
	Reference output temperature coefficient <sup>(1)</sup> <sup>(2)</sup>				60	ppm/°C	
EXTE	RNAL REFERENCE				•		
	External reference input range		1.7		V <sub>DD</sub>	V	
	V <sub>REF</sub> input impedance <sup>(1) (3)</sup>			192		kΩ-ch	
EPF	ROM						
	Endurance <sup>(1)</sup>	$-40^{\circ}C \le T_A \le +85^{\circ}C$		20000		Cycles	
		T <sub>A</sub> = 125°C		1000		Cycles	
	Data retention <sup>(1)</sup>			50		Years	
	EEPROM programming write cycle time <sup>(1)</sup>				200	ms	
	Device boot-up time <sup>(1)</sup>	Time taken from power valid ( $V_{DD} \ge 1.7 V$ ) to output valid state (output state as programmed in EEPROM), 0.5-µF capacitor on the CAP pin		5		ms	
DIGIT	TAL INPUTS	· · · · · ·					
	Digital feedthrough	Voltage output mode, DAC output static at midscale, fast mode plus, SCL toggling		20		nV-s	
	Pin capacitance	Per pin		10		pF	
vow	ER						
	Current flowing into VDD	DAC in sleep mode, internal reference powered down, external reference at 5.5 V			28		
	Current flowing into VDD <sup>(1)</sup>	DAC in sleep mode, internal reference enabled, additional current through internal reference		10		μA	
DD		DAC and ADC channels enabled, internal reference enabled, additional current through internal reference per DAC or ADC channel		12.5		µA-ch	
		Normal operation, state-machine enabled		1.05		mA	
ligh	-IMPEDANCE OUTPUT	· · · · · ·					
		DAC in Hi-Z output mode, $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$		10			
		$V_{DD}$ = 0 V, $V_{OUT}$ ≤ 1.5 V, decoupling capacitor between $V_{DD}$ and AGND = 0.1 $\mu F$		200		nA	
LEAK	Current flowing into $V_{\text{OUTX}}$ and $V_{\text{FBX}}$	$V_{DD}$ = 0 V, 1.5 V < $V_{OUT}$ ≤ 5.5 V, decoupling capacitor between $V_{DD}$ and AGND = 0.1 $\mu F$		500			
		100 kΩ between V <sub>DD</sub> and AGND, V <sub>OUT</sub> ≤ 1.25 V, series resistance of 10 kΩ at OUT pin		±2		μA	

(1) Specified by design and characterization, not production tested.

(2) Measured at  $-40^{\circ}$ C and  $+125^{\circ}$ C and calculated the slope.

(3) Impedances for the DAC channels are connected in parallel.

## 6.8 Timing Requirements: I<sup>2</sup>C Standard Mode

all input signals are timed from VIL to 70% of  $V_{pull-up}$ , 1.7 V  $\leq V_{DD} \leq 5.5$  V,  $-40^{\circ}C \leq T_A \leq +125^{\circ}C$ , and 1.7 V  $\leq V_{pull-up} \leq V_{DD}$ 

		MIN	NOM MAX	UNIT
f <sub>SCLK</sub>	SCL frequency		100	kHz
t <sub>BUF</sub>	Bus free time between stop and start conditions	4.7		μs
t <sub>HDSTA</sub>	Hold time after repeated start	4		μs
t <sub>SUSTA</sub>	Repeated start setup time	4.7		μs
t <sub>SUSTO</sub>	Stop condition setup time	4		μs
t <sub>HDDAT</sub>	Data hold time	0		ns
t <sub>SUDAT</sub>	Data setup time	250		ns
t <sub>LOW</sub>	SCL clock low period	4700		ns
t <sub>HIGH</sub>	SCL clock high period	4000		ns
t <sub>F</sub>	Clock and data fall time		300	ns
t <sub>R</sub>	Clock and data rise time		1000	ns
t <sub>VDDAT</sub>	Data valid time, R = 360 $\Omega$ , C <sub>trace</sub> = 23 pF, C <sub>probe</sub> = 10 pF		3.45	μs
t <sub>VDACK</sub>	Data valid acknowledge time, R = 360 $\Omega$ , C <sub>trace</sub> = 23 pF, C <sub>probe</sub> = 10 pF		3.45	μs

## 6.9 Timing Requirements: I<sup>2</sup>C Fast Mode

all input signals are timed from VIL to 70% of  $V_{pull-up}$ , 1.7 V  $\leq V_{DD} \leq 5.5$  V,  $-40^{\circ}C \leq T_A \leq +125^{\circ}C$ , and 1.7 V  $\leq V_{pull-up} \leq V_{DD}$ MIN NOM MAX UNIT f<sub>SCLK</sub> SCL frequency 400 kHz Bus free time between stop and start conditions 1.3 t<sub>BUF</sub> μs **t<sub>HDSTA</sub>** Hold time after repeated start 0.6 μs 0.6 Repeated start setup time t<sub>SUSTA</sub> μs 0.6 Stop condition setup time t<sub>SUSTO</sub> μs t<sub>HDDAT</sub> Data hold time 0 ns Data setup time 100 ns t<sub>SUDAT</sub>  $t_{\text{LOW}}$ SCL clock low period 1300 ns SCL clock high period 600 t<sub>HIGH</sub> ns Clock and data fall time 300 t<sub>F</sub> ns Clock and data rise time 300 t<sub>R</sub> ns Data valid time, R = 360 Ω, C<sub>trace</sub> = 23 pF, C<sub>probe</sub> = 10 pF 0.9 μs t<sub>VDDAT</sub> Data valid acknowledge time, R = 360  $\Omega$ , C<sub>trace</sub> = 23 pF, C<sub>probe</sub> = 10 pF 0.9 t<sub>VDACK</sub> μs

## 6.10 Timing Requirements: I<sup>2</sup>C Fast Mode Plus

all input signals are timed from VIL to 70% of V<sub>pull-up</sub>, 1.7 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, -40°C  $\leq$  T<sub>A</sub>  $\leq$  +125°C, and 1.7 V  $\leq$  V<sub>pull-up</sub>  $\leq$  V<sub>DD</sub>

		MIN	NOM MAX	UNIT
f <sub>SCLK</sub>	SCL frequency		1	MHz
t <sub>BUF</sub>	Bus free time between stop and start conditions	0.5		μs
t <sub>HDSTA</sub>	Hold time after repeated start	0.26		μs
t <sub>SUSTA</sub>	Repeated start setup time	0.26		μs
t <sub>SUSTO</sub>	Stop condition setup time	0.26		μs
t <sub>HDDAT</sub>	Data hold time	0		ns
t <sub>SUDAT</sub>	Data setup time	50		ns
t <sub>LOW</sub>	SCL clock low period	0.5		μs
t <sub>HIGH</sub>	SCL clock high period	0.26		μs
t <sub>F</sub>	Clock and data fall time		120	ns
t <sub>R</sub>	Clock and data rise time		120	ns
t <sub>VDDAT</sub>	Data valid time, R = 360 $\Omega$ , C <sub>trace</sub> = 23 pF, C <sub>probe</sub> = 10 pF		0.45	μs
t <sub>VDACK</sub>	Data valid acknowledge time, R = 360 $\Omega$ , C <sub>trace</sub> = 23 pF, C <sub>probe</sub> = 10 pF		0.45	μs



## 6.11 Timing Requirements: SPI Write Operation

all input signals are specified with  $t_r = t_f = 1$  V/ns (10% to 90% of  $V_{IO}$ ) and timed from a voltage level of (VIL + VIH) / 2, 1.7 V  $\leq V_{IO} \leq 5.5$  V, 1.7 V  $\leq V_{DD} \leq 5.5$  V, and  $-40^{\circ}C \leq T_A \leq +125^{\circ}C$ 

		MIN	NOM	MAX	UNIT
f <sub>SCLK</sub>	Serial clock frequency			50	MHz
t <sub>SCLKHIGH</sub>	SCLK high time	9			ns
t <sub>SCLKLOW</sub>	SCLK low time	9			ns
t <sub>SDIS</sub>	SDI setup time	8			ns
t <sub>SDIH</sub>	SDI hold time	8			ns
t <sub>CSS</sub>	SYNC to SCLK falling edge setup time	18			ns
t <sub>CSH</sub>	SCLK falling edge to SYNC rising edge	10			ns
t <sub>CSHIGH</sub>	SYNC high time	50			ns
t <sub>DACWAIT</sub>	Sequential DAC update wait time (time between subsequent SYNC rising edges) for same channel	2			μs

## 6.12 Timing Requirements: SPI Read and Daisy Chain Operation (FSDO = 0)

all input signals are specified with  $t_r = t_f = 1$  V/ns (10% to 90% of V<sub>IO</sub>) and timed from a voltage level of (VIL + VIH) / 2, 1.7 V  $\leq$  V<sub>IO</sub>  $\leq$  5.5 V, 1.7 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, -40°C  $\leq$  T<sub>A</sub>  $\leq$  +125°C, and FSDO = 0

		MIN	NOM MAX	UNIT
f <sub>SCLK</sub>	Serial clock frequency		1.25	MHz
t <sub>SCLKHIGH</sub>	SCLK high time	350		ns
t <sub>SCLKLOW</sub>	SCLK low time	350		ns
t <sub>SDIS</sub>	SDI setup time	8		ns
t <sub>SDIH</sub>	SDI hold time	8		ns
t <sub>CSS</sub>	SYNC to SCLK falling edge setup time	400		ns
t <sub>CSH</sub>	SCLK falling edge to SYNC rising edge	400		ns
t <sub>CSHIGH</sub>	SYNC high time	1		μs
t <sub>SDODLY</sub>	SCLK rising edge to SDO falling edge, $I_{OL} \le 5$ mA, $C_L = 20$ pF.		300	ns

## 6.13 Timing Requirements: SPI Read and Daisy Chain Operation (FSDO = 1)

all input signals are specified with  $t_r = t_f = 1$  V/ns (10% to 90% of V<sub>IO</sub>) and timed from a voltage level of (VIL + VIH) / 2, 1.7 V  $\leq$  V<sub>IO</sub>  $\leq$  5.5 V, 1.7 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, -40°C  $\leq$  T<sub>A</sub>  $\leq$  +125°C, and FSDO = 1

		MIN	NOM	MAX	UNIT
f <sub>SCLK</sub>	Serial clock frequency			2.5	MHz
t <sub>SCLKHIGH</sub>	SCLK high time	175			ns
t <sub>SCLKLOW</sub>	SCLK low time	175			ns
t <sub>SDIS</sub>	SDI setup time	8			ns
t <sub>SDIH</sub>	SDI hold time	8			ns
t <sub>CSS</sub>	SYNC to SCLK falling edge setup time	300			ns
t <sub>CSH</sub>	SCLK falling edge to SYNC rising edge	300			ns
t <sub>CSHIGH</sub>	SYNC high time	1			μs
t <sub>SDODLY</sub>	SCLK rising edge to SDO falling edge, $I_{OL} \le 5$ mA, $C_L = 20$ pF.			300	ns


## 6.14 Timing Requirements: PWM Output

all input signals are timed from VIL to 70% of V<sub>pull-up</sub>, 1.7 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5, -40°C  $\leq$  T<sub>A</sub>  $\leq$  +125°C, and 1.7 V  $\leq$  V<sub>pull-up</sub>  $\leq$  V<sub>DD</sub>

		MIN	NOM MAX	UNIT
f <sub>PWMOUT</sub>	PWM frequency <sup>(1)</sup>	0.218	48.828	kHz
t <sub>PWMOHI</sub>	PWM high time	1		μs
t <sub>PWMOLO</sub>	PWM low time	1		μs
t <sub>PWMODTY</sub>	PWM duty cycle	0.78	98.44	%

(1) The frequency range does not account for the internal oscillator frequency error.

## 6.15 Timing Diagrams



S: Start bit, Sr: Repeated start bit, P: Stop bit

## Figure 6-1. I<sup>2</sup>C Timing Diagram




Figure 6-2. SPI Write Timing Diagram








Figure 6-3. SPI Read Timing Diagram




## 6.16 Typical Characteristics: Voltage Output

























## 6.17 Typical Characteristics: ADC






# 6.17 Typical Characteristics: ADC (continued)





## 6.18 Typical Characteristics: General

at T<sub>A</sub> = 25°C, V<sub>DD</sub> = 5.5 V, and DAC outputs unloaded (unless otherwise noted)





## 7 Detailed Description


## 7.1 Overview

The 10-bit AFE53902-Q1 and the 8-bit AFE43902-Q1 devices (AFEx3902-Q1) are dual-channel smart analog front ends (AFE) with buffered voltage-output DAC, PWM, and ADC. The SDA/SCLK pin is repurposed as the PWM output when the VREF/MODE pin is held high.

The AFEx3902-Q1 provide a preprogrammed state machine that functions as a multislope thermal foldback controller. These devices contain nonvolatile memory (NVM), an internal reference and automatically detect I<sup>2</sup>C and SPI. The devices support Hi-Z power-down modes by default, which can be configured to 10 k $\Omega$ -AGND or 100 k $\Omega$ -AGND using the NVM. The AFEx3902-Q1 have a power-on-reset (POR) circuit that makes sure all the registers start with default or user-programmed settings using NVM. The AFEx3902-Q1 operate with either an internal reference, external reference, or with power supply as the reference, and provide a full-scale output of 1.8 V to 5.5 V.

The AFEx3902-Q1 support I<sup>2</sup>C standard mode (100Kbps), fast mode (400Kbps), and fast mode plus (1Mbps). The I<sup>2</sup>C interface can be configured with four device addresses using the A0 pin. The SPI mode supports a three-wire interface by default, with up to a 25-MHz SCLK input. The NC/SDO pin can be configured as SDO in the NVM for SPI read capability. The AFEx3902-Q1 are designed for thermal foldback of LED lighting in automotive rear lights and headlights, horticulture lighting, and other lighting applications. The state machine and NVM enable *processor-less* operation. As a result of the *smart* feature set, the AFEx3902-Q1 is called a smart AFE.

## 7.2 Functional Block Diagram





## 7.3 Feature Description

## 7.3.1 Smart Analog Front End (AFE) Architecture

The AFEx3902-Q1 smart analog front end (AFE) consist of a 10-bit analog-to-digital converter (ADC) input, a 10-bit (AFE53902-Q1) or 8-bit (AFE43902-Q1) digital-to-analog converter (DAC) output, and a 7-bit pulse-width modulation (PWM) output. The ADC uses a successive-approximation register (SAR) architecture. The DAC uses a string architecture followed by a voltage-output amplifier. The PWM output is multiplexed with one of the digital interface pins. Section 7.2 shows the smart AFE architecture within the block diagram, which operates from a 1.8-V to 5.5-V power supply. The device has an internal voltage reference of 1.21 V. There is an option to select an external reference on the VREF/MODE pin, or use the power supply as a reference. The ADC and DAC use one of these three reference options. Both the voltage-output and current-output modes support multiple programmable output ranges.

The AFEx3902-Q1 feature a preprogrammed state machine supporting multislope thermal foldback operation. Figure 7-1 shows the digital architecture of the smart AFE with the interconnections between different functional blocks. This state machine allows the user to program the coefficients and input-output parameters. The state machine can be disabled by writing to the STATE-MACHINE-CONFIG0 register. The user configurations are stored in the NVM and the state machine can be operated in standalone mode without interfacing to a processor (*processor-less* operation)




Figure 7-1. Smart AFE Architecture



#### 7.3.2 Programming Interface

The AFEx3902-Q1 have five digital I/O pins that control I<sup>2</sup>C, SPI, PWM, and mode selection. The VREF/MODE pin must be at logic low to enable the programming interface. These devices automatically detect I<sup>2</sup>C and SPI protocols at the first successful communication after power-on, and then connect to the detected interface. After an interface protocol is connected, any change in the protocol is ignored. The I<sup>2</sup>C interface uses the A0 pin to select from among four address options. The SPI is a three-wire interface by default. No readback capability is available in three-wire SPI mode. The NC/SDO pin can be configured as the SDO function in the register map and then programmed into the NVM. With the NC/SDO pin acting as SDO, the SPI works as a four-wire interface. The SPI readback mode is slower than the write mode. The programming interface pins are:

- I<sup>2</sup>C: SCL, SDA, A0
- SPI: SCLK, SDI, <u>SYNC</u>, NC/SDO

All the digital pins are open drain when used as outputs. Therefore, all the output pins must be pulled up to the desired I/O voltage using external resistors.

#### 7.3.3 Nonvolatile Memory (NVM)

The AFEx3902-Q1 contain nonvolatile memory (NVM) bits. These memory bits are user programmable and erasable, and retain set values in the absence of a power supply. The highlighted gray cells in the *Register Map* show all the register bits that can be stored in the NVM by setting NVM-PROG = 1 in the COMMON-TRIGGER register. The NVM-PROG bit autoresets. The NVM-BUSY bit in the GENERAL-STATUS register is set to 1 by the device when an NVM write or reload operation is ongoing. During this time, the device blocks all read and write operations from and to the device. The NVM-BUSY bit is set to 0 after the write or reload operation is complete; at this point, all read and write operations from and to the device are allowed. The default value for all the registers in the AFEx3902-Q1 is loaded from NVM as soon as a POR event is issued.

The AFEx3902-Q1 also implements a NVM-RELOAD bit in the COMMON-TRIGGER register. Set this bit to 1 for the device to start an NVM-reload operation. The NVM-reload operation overwrites the register map with the stored data from the NVM. After completion, the device autoresets this bit to 0. During the NVM-RELOAD operation, the NVM-BUSY bit is set to 1.

## 7.3.3.1 NVM Cyclic Redundancy Check (CRC)

The AFEx3902-Q1 implements a cyclic redundancy check (CRC) feature for the NVM to make sure that the data stored in the NVM is uncorrupted. There are two types of CRC alarm bits implemented in the AFEx3902-Q1:

- NVM-CRC-FAIL-USER
- NVM-CRC-FAIL-INT

The NVM-CRC-FAIL-USER bit indicates the status of user-programmable NVM bits, and the NVM-CRC-FAIL-INT bit indicates the status of internal NVM bits. The CRC feature is implemented by storing a 16-bit CRC (CRC-16-CCITT) along with the NVM data each time the NVM program operation (write or reload) is performed and during the device boot up. The device reads the NVM data and validates the data with the stored CRC. The CRC alarm bits (NVM-CRC-FAIL-USER and NVM-CRC-FAIL-INT in the GENERAL-STATUS register) report any errors after the data are read from the device NVM. The alarm bits are set only at boot up.

#### 7.3.3.1.1 NVM-CRC-FAIL-USER Bit

A logic 1 on NVM-CRC-FAIL-USER bit indicates that the user-programmable NVM data are corrupt. During this condition, all registers in the DAC are initialized with factory reset values, and any DAC registers can be written to or read from. To reset the alarm bits to 0, issue a software reset (see *Section 7.3.5*) command, or cycle power to the DAC. A software reset or power-cycle also reloads the user-programmable NVM bits. In case the failure persists, reprogram the NVM.

#### 7.3.3.1.2 NVM-CRC-FAIL-INT Bit

A logic 1 on NVM-CRC-FAIL-INT bit indicates that the internal NVM data are corrupt. During this condition, all registers in the DAC are initialized with factory reset values, and any DAC registers can be written to or read from. In case of a temporary failure, to reset the alarm bits to 0, issue a software reset (see *Section 7.3.5*) command or cycle power to the DAC. A permanent failure in the NVM makes the device unusable.



## 7.3.4 Power-On Reset (POR)

The AFEx3902-Q1 family of devices includes a power-on reset (POR) function that controls the output voltage at power up. After the  $V_{DD}$  supply has been established, a POR event is issued. The POR causes all registers to initialize to default values, and communication with the device is valid only after a POR (boot-up) delay. The default value for all the registers in the AFEx3902-Q1 is loaded from NVM as soon as the POR event is issued.

When the device powers up, a POR circuit sets the device to the default mode. The POR circuit requires specific  $V_{DD}$  levels, as indicated in Figure 7-2, to make sure that the internal capacitors discharge and reset the device at power up. To make sure that a POR occurs,  $V_{DD}$  must be less than 0.7 V for at least 1 ms. When  $V_{DD}$  drops to less than 1.65 V, but remains greater than 0.7 V (shown as the undefined region), the device may or may not reset under all specified temperature and power-supply conditions. In this case, initiate a POR. When  $V_{DD}$  remains greater than 1.65 V, a POR does not occur.




Figure 7-2. Threshold Levels for V<sub>DD</sub> POR Circuit

## 7.3.5 External Reset

An external reset to the device can be triggered through the register map. To initiate a device software reset event, write the reserved code 1010b to the RESET field in the COMMON-TRIGGER register. A software reset initiates a POR event.

#### 7.3.6 Register-Map Lock

The AFEx3902-Q1 implement a register-map lock feature that prevents an accidental or unintended write to the DAC registers. The device locks all the registers when the DEV-LOCK bit in the COMMON-CONFIG register is set to 1. However, the software reset function through the COMMON-TRIGGER register is not blocked when using I<sup>2</sup>C interface. To bypass the DEV-LOCK setting, write 0101b to the DEV-UNLOCK bits in the COMMON-TRIGGER register.



## 7.4 Device Functional Modes

## 7.4.1 Digital-to-Analog Converter (DAC) Mode

The ADC and DAC channels can be enabled by selecting the power-up option in the VOUT-PDN-X or ADC-PDN-X fields in the COMMON-CONFIG register. Short the OUTx and FBx pins of the DAC channel externally for closed-loop amplifier output. An open FBx pin saturates the amplifier output for the DAC channel. To achieve the desired voltage output and ADC input ranges, select the correct reference option and select the amplifier gain.

## 7.4.1.1 Voltage Reference and DAC Transfer Function

Figure 7-3 shows the three possible voltage reference options with the AFEx3902-Q1: the power supply as reference, internal reference, or external reference (VREF/MODE pin). The DAC transfer function changes based on the voltage reference selection.




Figure 7-3. Voltage Reference Selection and Power-Down Logic

#### 7.4.1.1.1 Power-Supply as Reference

By default, the AFEx3902-Q1 operate with the power-supply pin (VDD) as a reference. Equation 1 shows DAC transfer function when the power-supply pin is used as reference. The gain at the output stage is always 1 ×.

$$V_{OUT} = \frac{DAC_DATA}{2^N} \times V_{DD}$$
(1)

where:

- N is the resolution in bits, 10 bits for AFE53902-Q1 and 8 bits for AFE43902-Q1.
- DAC\_DATA is the decimal equivalent of the binary code that is loaded to the DAC register.
- DAC\_DATA ranges from 0 to 2<sup>N</sup> 1.
- V<sub>DD</sub> is used as the reference voltage.



#### 7.4.1.1.2 Internal Reference

The AFEx3902-Q1 contain an internal reference that is disabled by default. To enable the internal reference, write 1 to the EN-INT-REF bit in the COMMON-CONFIG register. The internal reference generates a fixed 1.21-V voltage (typical). Use the VOUT-GAIN-x field in the DAC-x-VOUT-CMP-CONFIG register to achieve gains of 1.5 ×, 2 ×, 3 ×, or 4 × for the DAC output voltage ( $V_{OUT}$ ). Equation 2 shows DAC transfer function using the internal reference.

$$V_{OUT} = \frac{DAC_DATA}{2^N} \times V_{REF} \times GAIN$$

(2)

(3)

where:

- N is the resolution in bits, 10 bits for AFE53902-Q1 or 8 bits for AFE43902-Q1.
- DAC\_DATA is the decimal equivalent of the binary code that is loaded to the DAC register.
- DAC\_DATA ranges from 0 to  $2^{N} 1$ .
- V<sub>REF</sub> is the internal reference voltage = 1.21 V.
- GAIN = 1.5 ×, 2 ×, 3 ×, or 4 ×, based on VOUT-GAIN-x bits.

#### 7.4.1.1.3 External Reference

The AFEx3902-Q1 provide an external reference input. Select the external reference option by configuring the VOUT-GAIN-x field in the DAC-x-VOUT-CMP-CONFIG register appropriately. The external reference can be between 1.8 V and VDD. Equation 3 shows DAC transfer function when the external reference is used.

## Note

The external reference must be less than VDD in both transient and steady-state conditions. Therefore, the external reference must ramp up after VDD and ramp down before VDD.

$$V_{OUT} = \frac{DAC_DATA}{2^N} \times V_{REF}$$

where:

- N is the resolution in bits, 10 bits for AFE53902-Q1 or 8 bits for AFE43902-Q1.
- DAC\_DATA is the decimal equivalent of the binary code that is loaded to the DAC register.
- DAC\_DATA ranges from 0 to  $2^{N} 1$ .
- V<sub>REF</sub> is the external reference voltage.



## 7.4.2 Pulse-Width Modulation (PWM) Mode

The AFEx3902-Q1 provides the 7-bit PWM output on the SDA/SCLK/PWM pin. Pull the VREF/MODE pin high to enable PWM functionality. Table 7-1 lists all the possible PWM frequency configurations.

SRAM LOCATION	PWM-FREQ	PWM FREQUENCY (kHz)	DUTY CYCLE (%) FOR CODE 1	DUTY CYCLE (%) FOR CODE 126
	0	Invalid	N/A	N/A
	1	48.828	4.88	95.12
	2	24.414	2.44	97.56
_	3	16.276	1.63	98.37
_	4	12.207	1.22	98.44
_	5	8.138	0.81	98.44
_	6	6.104	0.78	98.44
_	7	3.052	0.78	98.44
_	8	2.035	0.78	98.44
_	9	1.526	0.78	98.44
_	10	1.221	0.78	98.44
_	11	1.017	0.78	98.44
	12	0.872	0.78	98.44
	13	0.763	0.78	98.44
	14	0.678	0.78	98.44
0.05 [44.7]	15	0.610	0.78	98.44
0x2E [11:7]	16	0.555	0.78	98.44
	17	0.509	0.78	98.44
	18	0.470	0.78	98.44
	19	0.436	0.78	98.44
	20	0.407	0.78	98.44
	21	0.381	0.78	98.44
	22	0.359	0.78	98.44
	23	0.339	0.78	98.44
	24	0.321	0.78	98.44
	25	0.305	0.78	98.44
	26	0.291	0.78	98.44
	27	0.277	0.78	98.44
	28	0.265	0.78	98.44
	29	0.254	0.78	98.44
	30	0.244	0.78	98.44
	31	0.218	0.78	98.44

Table 7-1. PWM Frequency Configuration

The duty cycle of the PWM is proportional to the 7-bit code, 0d to 126d. Table 7-2 shows that code 127d corresponds to 100% duty cycle. The duty cycle 99.22% (127d/128d) is skipped to achieve 100% duty cycle using a 7-bit code.

## Table 7-2. PWM Duty Cycle Setting

CODE	DUTY-CYCLE	DESCRIPTION
0	0%	Always 0
1	0.78%	Minimum linear duty cycle
x	(x/128)%	x = code between 2d and 125d, both included
126	98.44%	Maximum linear duty cycle
127	100%	Always 1. The duty cycle of 99.22% (127d/128d) is skipped.



(4)

## 7.4.3 Analog-to-Digital Converter (ADC) Mode

Channel 0 of the AFEx3902-Q1 acts as an ADC. The ADC is controlled by the state-machine in this device. The transfer function of the ADC is given in Equation 4.

$$ADC_DATA = (INTEGER)(\frac{V_{IN}}{V_{FS}}) \times 2^N$$

where:

- ADC\_DATA is the output of the ADC available to the state machine and is limited to (2<sup>N</sup>-1).
- V<sub>IN</sub> is the input voltage at the AIN0 pin.
- V<sub>FS</sub> is the full-scale input voltage, as provided in Table 7-3.
- N is the number of ADC bits = 10.
- INTEGER denotes integer division.

Table	7-3. Full	Scale	Analog	Input	(V <sub>FS</sub> )

REFERENCE (VREF)	GAIN	V <sub>FS</sub>
Power supply	1 ×	VDD / 3
External	1 ×	VREF / 3
	1.5 ×	(VREF × GAIN) / 3
Internal	2 ×	(VREF × GAIN) / 3
Internal	3 ×	(VREF × GAIN) / 6
	4 ×	(VREF × GAIN) / 6



#### 7.4.4 Multislope Thermal Foldback Mode

AFEx3902-Q1 provide a multislope transfer function that is used in fine control of LED thermal foldback or similar other applications. The input to the transfer function are the (x, y) coordinates of the junction points. The x-axis (temperature input) and y-axis (voltage or PWM output) are normalized to the 10-bit straight binary code range. Figure 7-4 shows the pictorial depiction of the multislope transfer function. Table 7-4 lists the SRAM locations to configure the multislope transfer function.




Figure 7-4. Multislope Transfer Function

REGISTER NAME	SRAM ADDRESS (HEX)	DEFAULT VALUE (HEX)								
X1-OUTPUT	0x26	0x15								
X1-OUTPUT	0x27	0x200								
X2-OUTPUT	0x28	0x32								
Y2-OUTPUT	0x29	0x3FF								
X3-OUTPUT	0x2A	0x50								
Y3-OUTPUT	0x2B	0x00								
X4-OUTPUT	0x2C	0x68								
Y4-OUTPUT	0x2D	0x2BC								
	REGISTER NAMEX1-OUTPUTX1-OUTPUTX2-OUTPUTY2-OUTPUTX3-OUTPUTY3-OUTPUTX4-OUTPUT	REGISTER NAME         SRAM ADDRESS (HEX)           X1-OUTPUT         0x26           X1-OUTPUT         0x27           X2-OUTPUT         0x28           Y2-OUTPUT         0x29           X3-OUTPUT         0x2A           Y3-OUTPUT         0x2B           X4-OUTPUT         0x2C								

#### Table 7-4. Multislope Transfer Function Coordinates



#### 7.4.4.1 Thermistor Linearization

Thermistors, especially the negative temperature-coefficient (NTC) thermistors are used to measure LED temperature in front lights and rear lights of automotive vehicles. NTCs have a nonlinear temperature response. The AFEx3902-Q1 provide a three-segment, piecewise, linear method of linearizing the NTC before feeding the value to thermal foldback computation. Figure 7-5 depicts how a NTC curve is linearized.




Figure 7-5. Thermistor Linearization

 Table 7-5 lists the SRAM locations for the linearization coordinates.

COORDINATE	REGISTER NAME	SRAM ADDRESS (HEX)	DEFAULT VALUE (HEX)							
x1	X1-TEMPERATURE	0x20	0x69							
y1	Y1-TEMPERATURE	0x21	0x288							
x2	X2-TEMPERATURE	0x22	0x46							
y2	Y2-TEMPERATURE	0x23	0x634							
x3	X3-TEMPERATURE	0x24	0x14							
у3	Y3-TEMPERATURE	0x25	0x15							




## 7.5 Programming

## 7.5.1 SPI Programming Mode

An SPI access cycle for the AFEx3902-Q1 is initiated by asserting the SYNC pin low. The serial clock, SCLK, can be continuous or gated. SDI data are clocked on the SCLK falling edges. The SPI frame for the AFEx3902-Q1 is 24 bits long. Therefore, the SYNC pin must stay low for at least 24 SCLK falling edges. The access cycle ends when the SYNC pin is deasserted high. If the access cycle contains less than the minimum clock edges, the communication is ignored. By default, the SDO pin is not enabled (three-wire SPI). In three-wire SPI mode, if the access cycle contains more than the minimum clock edges, only the first 24 bits are used by the device. When SYNC is high, the SCLK and SDI signals are blocked, and SDO becomes Hi-Z to allow data readback from other devices connected on the bus.

Table 7-6 and Figure 7-6 describe the format for the 24-bit SPI access cycle. The first byte input to SDI is the instruction cycle. The instruction cycle identifies the request as a read or write command and the 7-bit address that is to be accessed. The last 16 bits in the cycle form the data cycle.



#### Table 7-6. SPI Read/Write Access Cycle

## Figure 7-6. SPI Write Cycle

Read operations require that the SDO pin is first enabled by setting the SDO-EN bit in the INTERFACE-CONFIG register. This configuration is called four-wire SPI. A read operation is initiated by issuing a read command access cycle. After the read command, a second access cycle must be issued to get the requested data. Table 7-7 and Figure 7-7 show the output data format. Data are clocked out on the SDO pin either on the falling edge or rising edge of SCLK according to the FSDO bit (see also Figure 6-3).

BIT	FIELD	FIELD DESCRIPTION						
23	R/W	Echo R/W from previous access cycle						
22-16	A[6:0]	Echo register address from previous access cycle						
15-0	DI[15:0]	Readback data requested on previous access cycle						

#### Table 7-7. SDO Output Access Cycle





Figure 7-7. SPI Read Cycle

The daisy-chain operation is also enabled with the SDO pin. Figure 7-8 shows that in daisy-chain mode, multiple devices are connected in a *chain* with the SDO pin of one device is connected to SDI pin of the following device. The SPI host drives the SDI pin of the first device in the chain. The SDO pin of the last device in the chain is connected to the POCI pin of the SPI host. In four-wire SPI mode, if the access cycle contains multiples of 24 clock edges, only the last 24 bits are used by the device first device in the chain. If the access cycle contains clock edges that are not in multiples of 24, the SPI packet is ignored by the device. Figure 7-9 describes the packet format for the daisy-chain write cycle.





#### 7.5.2 I<sup>2</sup>C Programming Mode

The AFEx3902-Q1 has a 2-wire serial interface (SCL and SDA), and one address pin (A0); see also Figure 5-1. The  $I^2C$  bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus is idle, both SDA and SCL lines are pulled high. All the  $I^2C$ -compatible devices connect to the  $I^2C$  bus through the open drain I/O pins, SDA and SCL.

The I<sup>2</sup>C specification states that the device that controls communication is called a *controller*, and the devices that are controlled by the controller are called *targets*. The controller generates the SCL signal. The controller also generates special timing conditions (start condition, repeated start condition, and stop condition) on the bus to indicate the start or stop of a data transfer. Device addressing is completed by the controller. The controller on an I<sup>2</sup>C bus is typically a microcontroller or digital signal processor (DSP). The AFEx3902-Q1 operates as a target on the I<sup>2</sup>C bus. A target acknowledges controller commands, and upon controller control, receives or transmits data.


Typically, the AFEx3902-Q1 family operates as a target receiver. A controller writes to the AFEx3902-Q1, a target receiver. However, if a controller requires the AFEx3902-Q1 internal register data, the AFEx3902-Q1 operates as a target transmitter. In this case, the controller reads from the AFEx3902-Q1. According to I<sup>2</sup>C terminology, read and write refer to the controller.

The AFEx3902-Q1 supports the following data transfer modes:

- Standard mode (100Kbps)
- Fast mode (400Kbps)
- Fast mode plus (1.0Mbps)

The data transfer protocol for standard and fast modes is exactly the same; therefore, both modes are referred to as *F/S-mode* in this document. The fast mode plus protocol is supported in terms of data transfer speed, but not output current. The low-level output current is 3 mA; similar to the case of standard and fast modes. The AFEx3902-Q1 supports 7-bit addressing. The 10-bit addressing mode is not supported. The device supports the general call reset function. Sending the following sequence initiates a software reset within the device: start or repeated start, 0x00, 0x06, stop. The reset is asserted within the device on the rising edge of the ACK bit, following the second byte.

Other than specific timing signals, the I<sup>2</sup>C interface works with serial bytes. At the end of each byte, a ninth clock cycle generates and detects an acknowledge signal. An acknowledge is when the SDA line is pulled low during the high period of the ninth clock cycle. Figure 7-10 depicts a not-acknowledge, when the SDA line is left high during the high period of the ninth clock cycle.







## 7.5.2.1 F/S Mode Protocol

The following steps explain a complete transaction in F/S mode.

- 1. The controller initiates data transfer by generating a start condition. Figure 7-11 shows that the start condition is when a high-to-low transition occurs on the SDA line while SCL is high. All I<sup>2</sup>C-compatible devices recognize a start condition.
- 2. The controller then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit (R/W) on the SDA line. During all transmissions, the controller makes sure that data are valid. Figure 7-12 shows that a valid data condition requires the SDA line to be stable during the entire high period of the clock pulse. All devices recognize the address sent by the controller and compare the address to the respective internal fixed address. Only the target device with a matching address generates an acknowledge by pulling the SDA line low during the entire high period of the 9th SCL cycle (see also Figure 7-10). When the controller detects this acknowledge, the communication link with a target has been established.
- 3. The controller generates further SCL cycles to transmit (R/W bit 0) or receive (R/W bit 1) data to the target. In either case, the receiver must acknowledge the data sent by the transmitter. The acknowledge signal can be generated by the controller or by the target, depending on which is the receiver. The 9-bit valid data sequences consists of eight data bits and one acknowledge-bit, and can continue as long as necessary.
- 4. Figure 7-11 shows that to signal the end of the data transfer, the controller generates a stop condition by pulling the SDA line from low-to-high while the SCL line is high. This action releases the bus and stops the communication link with the addressed target. All I<sup>2</sup>C-compatible devices recognize the stop condition. Upon receipt of a stop condition, the bus is released, and all target devices then wait for a start condition followed by a matching address.




Figure 7-11. Start and Stop Conditions




Figure 7-12. Bit Transfer on the I<sup>2</sup>C Bus




## 7.5.2.2 I<sup>2</sup>C Update Sequence

Table 7-8 shows that for a single update, the AFEx3902-Q1 requires a start condition, a valid I<sup>2</sup>C address byte, a command byte, and two data bytes.

Table 7-8. Update Sequence															
MSB		LSB	ACK	MSB		LSB	ACK	MSB		LSB	ACK	MSB		LSB	ACK
	lress (A) tion 7.5.2			Command byte Section 7.5.2.2.2			Data byte - MSDB			Data byte - LSDB					
[	DB [31:24] DB [23:16]		6]		DB [15:8]			DB [7:0]							

Figure 7-13 shows that after each byte is received, the AFEx3902-Q1 acknowledges the byte by pulling the SDA line low during the high period of a single clock pulse. These four bytes and acknowledge cycles make up the 36 clock cycles required for a single update to occur. A valid I<sup>2</sup>C address byte selects the AFEx3902-Q1.



#### Figure 7-13. I<sup>2</sup>C Bus Protocol

The command byte sets the operating mode of the selected AFEx3902-Q1 device. For a data update to occur when the operating mode is selected by this byte, the AFEx3902-Q1 device must receive two data bytes: the most significant data byte (MSDB) and least significant data byte (LSDB). The AFEx3902-Q1 device performs an update on the falling edge of the acknowledge signal that follows the LSDB.

When using fast mode (clock = 400 kHz), the maximum DAC update rate is limited to 10 kSPS. Using fast mode plus (clock = 1 MHz), the maximum DAC update rate is limited to 25 kSPS. When a stop condition is received, the AFEx3902-Q1 device releases the  $l^2$ C bus and awaits a new start condition.



#### 7.5.2.2.1 Address Byte

Table 7-9 depicts the address byte, the first byte received from the controller device following the start condition. The first four bits (MSBs) of the address are factory preset to 0b1001. The next three bits of the address are controlled by the A0 pin. The A0 pin input can be connected to VDD, AGND, SCL, or SDA. The A0 pin is sampled during the first byte of each data frame to determine the address. The device latches the value of the address pin, and consequently responds to that particular address according to Table 7-10.

				. Auuress	Dyte			
COMMENT				MSB				LSB
_	AD6	AD5	AD4	AD3	AD2	AD1	AD0	R/W
General address	1     0     0     1     See Table 7-10 (target address column)							0 or 1
Broadcast address	1	0	0	0	1 1		1 1 1	

# Table 7-9. Address Byte

TARGET ADDRESS	A0 PIN
000	AGND
001	VDD
010	SDA
011	SCL

#### Table 7-10. Address Format

The AFEx3902-Q1 supports broadcast addressing, which is used for synchronously updating or powering down multiple AFEx3902-Q1 devices. When the broadcast address is used, the AFEx3902-Q1 responds regardless of the address pin state. Broadcast is supported only in write mode.

#### 7.5.2.2.2 Command Byte

Table 7-13 lists the command byte in the ADDRESS column.

# 7.5.2.3 I<sup>2</sup>C Read Sequence

To read any register the following command sequence must be used:

- 1. Send a start or repeated start command with a target address and the R/W bit set to 0 for writing. The device acknowledges this event.
- 2. Send a command byte for the register to be read. The device acknowledges this event again.
- 3. Send a repeated start with the target address and the R/W bit set to 1 for reading. The device acknowledges this event.
- 4. The device writes the MSDB byte of the addressed register. The controller must acknowledge this byte.
- 5. Finally, the device writes out the LSDB of the register.

The broadcast address cannot be used for reading.

s	MSB		R/W (0)	АСК	MSB		LSB	АСК	Sr	MSB		R/₩ (1)	АСК	MSB		LSB	ACK	MSB		LSB	ACK
		lress on 7.5	byte 5.2.2.1		1		byte 5.2.2.2		Sr			byte 5.2.2.1		Ν	ISDE	3		l	SDE	3	
	From co	ontrol	ller	Target	From	n cont	roller Target From controller		ller	Target	Fro	m tar	rget	Controller	Fro	m tar	get	Controller			

#### Table 7-11. Read Sequence



# 7.6 Register Maps

						Table	97-12. R	Register I	Мар							
REGISTER			MOST SIG	NIFICANT DA	TA BYTE (M	ISDB)					LEAS	T SIGNIFICAN	IT DATA BYT	E (LSDB)		
REGISTER	BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
NOP								NO	P							
DAC-0-VOUT-CMP- CONFIG		х		v	OUT-GAIN-	D			х			CMP-0-OD- EN	CMP-0- OUT-EN	CMP-0-HIZ- IN-DIS	CMP-0-INV- EN	CMP-0-EN
DAC-1-VOUT-CMP- CONFIG		х		v	OUT-GAIN-	1			Х			CMP-1-OD- EN	CMP-1- OUT-EN	CMP-1-HIZ- IN-DIS	CMP-1-INV- EN	CMP-1-EN
COMMON-CONFIG	RESERVED	DEV-LOCK	RESERVED	EN-INT-REF	ADC-	PDN-0				RESERVED	)			VOUT	-PDN-1	RESERVED
COMMON-TRIGGER	'	DEV-UN	ILOCK			RE	ESET				RES	ERVED			NVM-PROG	NVM- RELOAD
COMMON-PWM-TRIG					1			RESERVED								START- FUNCTION
GENERAL-STATUS	NVM-CRC- FAIL-INT	NVM-CRC- FAIL-USER	x	DAC-0- BUSY		х	DAC-1- BUSY	NVM-BUSY				DEV	ICE-ID			
DEVICE-MODE-CONFIG	RESI	ERVED	DIS-MODE- IN			RESE	RVED			SM-IO-EN			RES	ERVED		
INTERFACE-CONFIG		х		TIMEOUT- EN					RESERVE	D				FSDO-EN	x	SDO-EN
STATE-MACHINE- CONFIG0						I	RESERVED							SM-ABORT	SM-START	SM-EN
SRAM-CONFIG				Х								SRAM	I-ADDR			
SRAM-DATA								SRAM-	DATA							
X1-TEMPERATURE		F	RESERVED							X1-TEM	IPERATURE					RESERVE
X2-TEMPERATURE		F	RESERVED							X2-TEN	IPERATURE					RESERVE
X3-TEMPERATURE		F	RESERVED							X3-TEN	IPERATURE					RESERVE
X4-TEMPERATURE		F	RESERVED							X4-TEN	IPERATURE					RESERVE
Y1-TEMPERATURE				RESERVI	ED							Y1-TEM	PERATURE			
Y2-TEMPERATURE				RESERVI	ED							Y2-TEM	PERATURE			
Y3-TEMPERATURE				RESERVI	ED							Y3-TEM	PERATURE			
Y4-TEMPERATURE				RESERVI	ED							Y4-TEM	PERATURE			
X1-OUTPUT				RESERVI	ED							X1-0	UTPUT			
X2-OUTPUT				RESERVI	ED							X2-0	UTPUT			
X3-OUTPUT				RESERVI	ED							X3-0	UTPUT			
X4-OUTPUT				RESERVI	ED							X4-0	UTPUT			
Y1-OUTPUT			RESER\	/ED							Y1-0	OUTPUT				
Y2-OUTPUT			RESER\	/ED							Y2-0	OUTPUT				
Y3-OUTPUT			RESER\	/ED							Y3-0	OUTPUT				
Y4-OUTPUT			RESER\	/ED							Y4-0	OUTPUT				
14-001201																

Note: Shaded cells indicate the register bits or fields that are stored in NVM. Note: X = Don't care.



# Table 7-13. Register Names

I <sup>2</sup> C/SPI ADDRESS	SRAM ADDR	REGISTER NAME	SECTION
00h		NOP	Section 7.6.1
15h		DAC-0-VOUT-CMP-CONFIG	Section 7.6.2
03h		DAC-1-VOUT-CMP-CONFIG	Section 7.6.2
1Fh		COMMON-CONFIG	Section 7.6.3
20h		COMMON-TRIGGER	Section 7.6.4
21h		COMMON-PWM-TRIG	Section 7.6.5
22h		GENERAL-STATUS	Section 7.6.6
25h		DEVICE-MODE-CONFIG	Section 7.6.7
26h		INTERFACE-CONFIG	Section 7.6.8
27h		STATE-MACHINE-CONFIG0	Section 7.6.9
2Bh		SRAM-CONFIG	Section 7.6.10
2Ch		SRAM-DATA	Section 7.6.11
	20h	X1-TEMPERATURE	Section 7.6.12
	21h	Y1-TEMPERATURE	Section 7.6.13
	22h	X2-TEMPERATURE	Section 7.6.12
	23h	Y2-TEMPERATURE	Section 7.6.13
	24h	X3-TEMPERATURE	Section 7.6.12
	25h	Y3-TEMPERATURE	Section 7.6.13
	26h	X1-OUTPUT	Section 7.6.14
	27h	Y1-OUTPUT	Section 7.6.15
	28h	X2-OUTPUT	Section 7.6.14
	29h	Y2-OUTPUT	Section 7.6.15
	2Ah	X3-OUTPUT	Section 7.6.14
	2Bh	Y3-OUTPUT	Section 7.6.15
	2Ch	X4-OUTPUT	Section 7.6.14
	2Dh	Y4-OUTPUT	Section 7.6.15
	2Eh	PWM-FREQUENCY	Section 7.6.16



# 7.6.1 NOP Register (address = 00h) [reset = 0000h]

	Figure 7-14. NOP Register														
15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
	NOP														
	R/W-0000h														

#### Table 7-14. NOP Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	NOP	R/W	0000h	No operation

# 7.6.2 DAC-x-VOUT-CMP-CONFIG Register (address = 15h, 03h) [reset = 0400h]

# Figure 7-15. DAC-x-VOUT-CMP-CONFIG Register (x = 0, 1)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Х		VO	UT-GAII	N-x			Х			CMP-x- OD-EN	CMP-x- OUT-EN	CMP-x- HIZ-IN- DIS	CMP-x- INV-EN	CMP-x- EN
	X-0h			R/W-0h				X-00h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

# Table 7-15. DAC-x-VOUT-CMP-CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-13	x	X	0h	Don't care.
12-10	VOUT-GAIN-x	R/W	001	001: Gain = 1 ×, VDD as reference. 010: Gain = 1.5 ×, internal reference. 011: Gain = 2 ×, internal reference. 100: Gain = 3 ×, internal reference. 101: Gain = 4 ×, internal reference. Others: NA.
9-5	X	Х	0h	Don't care.
4	CMP-x-OD-EN	R/W	0	1: Set OUTx pin as open-drain in comparator mode (CMP-x-EN = 1 and CMP-x-OUT-EN = 1). 0: Set OUTx pin as push-pull.
3	CMP-x-OUT-EN	R/W	0	<ol> <li>Bring comparator output to the respective OUTx pin.</li> <li>Generate comparator output but consume internally.</li> </ol>
2	CMP-x-HIZ-IN-DIS	R/W	0	<ul> <li>0: FBx input has high-impedance. Input voltage range is limited.</li> <li>1: FBx input is connected to resistor divider and has finite impedance. Input voltage range is same as full-scale.</li> </ul>
1	CMP-x-INV-EN	R/W	0	<ol> <li>1: Invert the comparator output.</li> <li>0: Don't invert the comparator output.</li> </ol>
0	CMP-x-EN	R/W	0	1: Enable comparator mode. 0: Disable comparator mode.



# 7.6.3 COMMON-CONFIG Register (address = 1Fh) [reset = 03F9h]

# Figure 7-16. COMMON-CONFIG Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESER VED	DEV- LOCK	RESERVE D	EN-INT- REF	ADC-F	PDN-0			F	RESERVE	Ð			VOUT-	PDN-1	RESERV ED
R/W-0	R/W-0	R/W-0	R/W-0	R/W	/-00				R/W-7Fh	1			R/W	/-00	R/W-1

#### Table 7-16. COMMON-CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	RESERVED	R/W	0	Always write 0.
14	DEV-LOCK	R/W	0	0: Device not locked 1: Device locked, the device locks all the registers. To set this bit back to 0 (unlock device), write to the unlock code to the DEV-UNLOCK field in the COMMON-TRIGGER register first, followed by a write to the DEV-LOCK bit as 0.
13	RESERVED	R/W	0	Always write 0.
12	EN-INT-REF	R/W	0	<ul><li>0: Disable internal reference</li><li>1: Enable internal reference. This bit must be set before using internal reference gain settings.</li></ul>
11-10	ADC-PDN-0	R/W	00	<ul> <li>00: Power-up ADC-0.</li> <li>01: Power-down ADC-0 with 10 kΩ to AGND.</li> <li>10: Power-down ADC-0 with 100 kΩ to AGND.</li> <li>11: Power-down ADC-0 with Hi-Z to AGND.</li> </ul>
9-3	RESERVED	R/W	7Fh	Always write 7Fh.
2-1	VOUT-PDN-1	R/W	00	00: Power-up VOUT-1. 01: Power-down VOUT-1 with 10 kΩ to AGND. 10: Power-down VOUT-1 with 100 kΩ to AGND. 11: Power-down VOUT-1 with Hi-Z to AGND.
0	RESERVED	R/W	1	Always write 1.

# 7.6.4 COMMON-TRIGGER Register (address = 20h) [reset = 0000h]

#### Figure 7-17. COMMON-TRIGGER Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DEV-U	NLOCK			RES	ET				RES	ERVED			NVM- PROG	NVM- RELOAD
	R/V	V-0h			R/W-	0h				R/V	V-00h			R/W-0h	R/W-0h

## Table 7-17. COMMON-TRIGGER Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	DEV-UNLOCK	R/W	0000	0101: Device unlocking password. Others: Don't care.
11-8	RESET	R/W	0000	1010: POR reset triggered. This field self-resets. Others: Don't care.
7-2	RESERVED	R/W	00h	Always write 00h.
1	NVM-PROG	R/W	0	0: NVM write not triggered. 1: NVM write triggered. This bit self-resets.
0	NVM-RELOAD	R/W	0	0: NVM reload not triggered. 1: Reload data from NVM to register map. This bit self-resets.



# 7.6.5 COMMON-PWM-TRIG Register (address = 21h) [reset = 0001h]

# Figure 7-18. COMMON-PWM-TRIG Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						F	RESERVE	D							START- FUNCTION
							R/W-0000	h							R/W-0h

## Table 7-18. COMMON-PWM-TRIG Register Field Descriptions

Bit	Field	Type Reset Description						
15-1	RESERVED	R/W	0000h	Always write 0000h.				
0	START-FUNCTION	R/W	0	<ul><li>0: Stop PWM generation.</li><li>1: Invalid. This bit is automatically set by the state machine.</li></ul>				

# 7.6.6 GENERAL-STATUS Register (address = 22h) [reset = 2068h]

	Figure 7-19. GENERAL-STATUS Register														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NVM- CRC- FAIL- INT	NVM- CRC- FAIL- USER	Х	DAC-0- BUSY	х		DAC-1- BUSY	NVM- BUSY			DE\	/ICE-ID			VERS	ion-id
R-0h	R-0h	X-1h	R-0h	X-0	h	R-0h	R-0h				2-Q1: R- 2-Q1: R-			R	-0h

#### Table 7-19. GENERAL-STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	NVM-CRC-FAIL-INT	R	0	0: No CRC error in OTP. 1: Indicates a failure in OTP loading. A software reset or power- cycle brings the device out of this condition in case of temporary failure.
14	NVM-CRC-FAIL-USER	R	0	<ul> <li>0: No CRC error in NVM loading.</li> <li>1: Indicates a failure in NVM loading. The register settings are corrupted. The device allows all operations during this error condition. Reprogram the NVM to get the original state. A software reset brings the device out of this error condition.</li> </ul>
13	X	X	1	Don't care.
12	DAC-0-BUSY	R	0	0: DAC-0 channel accepts commands. 1: DAC-0 channel does not accept commands.
11-10	X	Х	0	Don't care.
9	DAC-1-BUSY	R	0	0: DAC-1 channel accepts commands. 1: DAC-1 channel does not accept commands.
8	NVM-BUSY	R	0	0: NVM is available for read and write. 1: NVM is not available for read or write.
7-2	DEVICE-ID	R	AFE53902- Q1: 10h AFE43902- Q1: 11h	Device identifier.
1-0	VERSION-ID	R	00	Version identifier.



# 7.6.7 DEVICE-MODE-CONFIG Register (address = 25h) [reset = 8040h]

	Figure 7-20.	DEVICE-MODE-CC	ONFIG Register
--	--------------	----------------	----------------

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESE	RVED	DIS- MODE-IN			RESER	RVED			SM- IO-EN			RESE	ERVED		
R/W	/-10	R/W-0			R/W-0	00h			R/W-1			R/W	/-00h		

# Table 7-20. DEVICE-MODE-CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-14	RESERVED	R/W	10	Always write 10.
13	DIS-MODE-IN	R/W	0	0: MODE function enabled. 1: MODE function disabled.
12-7	RESERVED	R/W	00h	Always write 00h.
6	SM-IO-EN	R/W	1	<ul><li>0: The state machine does not have control over the digital input- output.</li><li>1: Digital input-output controlled by the state machine.</li></ul>
5-0	RESERVED	R/W	00h	Always write 00h.

# 7.6.8 INTERFACE-CONFIG Register (address = 26h) [reset = 0000h]

## Figure 7-21. INTERFACE-CONFIG Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Х		TIMEOUT- EN					Х					FSDO- EN	Х	SDO-EN
	X-0h		R/W-0h					X-0h					R/W-0h	X-0h	R/W-0h

#### Table 7-21. INTERFACE-CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description					
15-13	X	Х	0h	Don't care.					
12	TIMEOUT-EN	R/W	0	0: I <sup>2</sup> C timeout disabled. 1: I <sup>2</sup> C timeout enabled.					
11-3	X	Х	0h	Don't care.					
2	FSDO-EN	R/W	0	0: Fast SDO disabled. 1: Fast SDO enabled.					
1	X	Х	0	Don't care.					
0	SDO-EN	R/W	0	0: SDO disabled. 1: SDO enabled.					



# 7.6.9 STATE-MACHINE-CONFIG0 Register (address = 27h) [reset = 0003h]

# Figure 7-22. STATE-MACHINE-CONFIG0 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RESERVED									SM- ABORT	SM- START	SM-EN			
					R/W	/-0000h							R/W-0h	R/W-1	R/W-1

#### Table 7-22. STATE-MACHINE-CONFIG0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-3	RESERVED	R/W	0000h	Always write 0000h.
2	SM-ABORT	R/W	0	0: State machine not aborted. 1: State machine aborted.
1	SM-START	R/W	1	<ul><li>0: State machine stopped.</li><li>1: State machine started. The state machine must be enabled using the SM-EN bit.</li></ul>
0	SM-EN	R/W	1	0: State machine disabled. 1: State machine enabled.

# 7.6.10 SRAM-CONFIG Register (address = 2Bh) [reset = 0000h]

#### Figure 7-23. SRAM-CONFIG Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Х						•		SRAM	1-ADDR			
			X-00h								R/ \	N-00h			

#### Table 7-23. SRAM-CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-8	x	Х	00h	Don't care.
7-0	SRAM-ADDR	R/W		8-bit SRAM address. Writing to this register field configures the SRAM address to be accessed next. This address automatically increments after a read or write from the SRAM.

## 7.6.11 SRAM-DATA Register (address = 2Ch) [reset = 0000h]

				F	igure	7-24. \$	SRAM	-DATA	Regis	ter					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						S	RAM-D	ATA							
						F	R/ W-00	00h							

#### Table 7-24. SRAM-DATA Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	SRAM-DATA	R/W		16-bit SRAM data. This data is written to or read from the address configured in the SRAM-CONFIG register.



## 7.6.12 Xx-TEMPERATURE Register (SRAM address = 20h, 22h, 24h) [reset = 0000h]

Note

This register address is mapped to SRAM. Use the SRAM-CONFIG and SRAM-DATA registers to read and write.

				Figur	e 7-25.	Xx-TE		RATUR	E Regi	ster (X	(1, X2,	X3)			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R	ESERVE	D					Х	x-TEMP	ERATUF	RE				RESERVED
		W-00h							R/W-	-000h					W-0h

# Table 7-25. Xx-TEMPERATURE Register Field Descriptions (X1, X2, X3)

Bit	Field	Туре	Reset	Description
15-11	RESERVED	х	00h	Always write 0.
10-1	Xx-TEMPERATURE	R/W	000h	10-bit X coordinate for NTC linearizer.
0	RESERVED	Х	0	Always write 0.

## 7.6.13 Yx-TEMPERATURE Register (SRAM address = 21h, 23h, 25h) [reset = 0000h]

**Note** This register address is mapped to SRAM. Use the SRAM-CONFIG and SRAM-DATA registers to read and write.

			Figu	ire 7-2	6. Yx-1	EMPE	ERATU	RE Re	egister	' (Y1, Y	(2, Y3)				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RESERVE	Ð						,	Yx-TEM	PERATU	RE		
			W-00h								R/	W-00h			

# Table 7-26. Yx-TEMPERATURE Register Field Descriptions (Y1, Y2, Y3)

Bit	Field	Туре	Reset	Description
15-8	RESERVED	W	00h	Always write 0.
7-0	Yx-TEMPERATURE	R/W	00h	8-bit Y coordinate for NTC linearizer.



# 7.6.14 Xx-OUTPUT Register (SRAM address = 26h, 28h, 2Ah, 2Ch) [reset = 0000h]

Note

This register address is mapped to SRAM. Use the SRAM-CONFIG and SRAM-DATA registers to read and write.

			Fig	gure 7·	-27. Xx	-OUTI	PUT R	egiste	<b>r (X1</b> , 2	X2, X3	, X4)				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RESERVE	ED							Xx-C	UTPUT			
			W-00h								R/\	W-00h			

## Table 7-27. Xx-OUTPUT Register Field Descriptions (X1, X2, X3, X4)

Bit	Field	Туре	Reset	Description
15-8	RESERVED	W	00h	Always write 0.
7-0	Xx-OUTPUT	R/W	00h	8-bit X coordinate for multislope transfer function.

#### 7.6.15 Yx-OUTPUT Register (SRAM address = 27h, 29h, 2Bh, 2Dh) [reset = 0000h]

**Note** This register address is mapped to SRAM. Use the SRAM-CONFIG and SRAM-DATA registers to read and write.

			Fig	gure 7	-28. Yx	-OUTI	PUT R	egiste	r (Y1, `	Y2, Y3	, Y4)				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RESER	RVED							Yx-C	UTPUT				
		W-00	0h							R/V	V-000h				

## Table 7-28. YX-OUTPUT Register Field Descriptions (Y1, Y2, Y3, Y4)

Bit	Field	Туре	Reset	Description
15-10	RESERVED	W	00h	Always write 0.
9-0	Yx-OUTPUT	R/W	000h	10-bit Y coordinate for multislope transfer function.

## 7.6.16 PWM-FREQUENCY Register (SRAM address = 2Eh) [reset = 0000h]

Note This register address is mapped to SRAM. Use the SRAM-CONFIG and SRAM-DATA registers to read and write.

	Figure 7-29. PWM-FREQUENCY Register														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Х				PWM-	FREQU	ENCY					Х			
X-0h			R/W-00h X-00h												

#### Table 7-29. PWM-FREQUENCY Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	x	Х	0h	Don't care.
11-7	PWM-FREQUENCY	R/W 00h	00h	5-bit PWM frequency, as specified in Table 7-1.
6-0	x	х	00h	Don't care.



# 8 Application and Implementation

## Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 8.1 Application Information

The AFEx3902-Q1 is a smart analog front end (AFE) that includes an ADC channel, PWM output, NVM, internal reference, and are available in a tiny 3-mm × 3-mm package. The AFEx3902-Q1 have an integrated state machine that is pre-programmed as a constant power output controller. The ADC has a full-scale of VDD/3. Use an external attenuator when the input exceeds this range. The PWM provides a 7-bit duty-cycle output on the SDA/SCLK/PWM pin. Pull the VREF/MODE pin high to enable the PWM output. Pulling the VREF/MODE pin low enables the I<sup>2</sup>C or SPI programming mode. The application parameters are programmed in the device using I<sup>2</sup>C or SPI and stored in the NVM.

# **8.2 Typical Applications**

# 8.2.1 Multislope Thermal Foldback Using the AFE53902-Q1 and Voltage Output






Figure 8-1 shows how to connect the DAC output in voltage-output mode.

## 8.2.1.1 Design Requirements

Table 8-1. AFE53902-Q1 With Voltage-Output
Design Parameters

PARAMETER	VALUE	
Voltage range	0 V to 5 V	
Temperature range	0°C to 100°C	



#### 8.2.1.2 Detailed Design Procedure

. .

The state machine converts a temperature input to a voltage output based on the values saved in the thermal foldback profile. The voltage output from the temperature sensor is read by the ADC and converted to an ADC code. There are three X and Y points available to map the ADC codes (X points) to a temperature (Y points). These points can be used to apply linearization to the temperature sensor output. The ADC is 10-bits, so the maximum code is 1023d. Equation 5 calculates the ADC output code based on the voltage input.

$$ADC\_CODE = \frac{VIN \times 2^{10}}{VREF}$$
(5)

This application example uses the 5-V VDD as the ADC reference. Equation 6 calculates the ADC code for a 2.5-V input.

$$ADC\_CODE = \frac{2.5 V \times 2^{10}}{5 V} = 512d$$
(6)

Table 8-2 shows the ADC code to temperature mapping used in this application example. An NTC resistor is used as the temperature sensor. Higher ADC codes correspond to a lower temperature.

ADC to Temperature			
ADC CODE	TEMPERATURE		
0x000	100°C		
0x200	50°C		
0x3FF	0°C		

Table 8-2. Thermal Foldback Profile: ADC to Temperature

There are four X and Y points available to map the temperature (X points) to an output voltage (Y points). The voltage output is configured by a 10-bit DAC code. The maximum code is 1023d. Equation 7 calculates the DAC code for a desired voltage output.

$$DAC\_CODE = \frac{VOUT \times 2^{10}}{VREF}$$
(7)

This application example uses the 5-V VDD as the DAC reference. Equation 8 calculates the DAC code for a 1-V output.

$$DAC\_CODE = \frac{VOUT \times 2^{10}}{VREF}$$

Table 8-3 shows the temperature to output voltage mapping used in this application example. The profile can have both negative and positive slopes.

Temperature to VOUT			
TEMPERATURE	OUTPUT VOLTAGE (CODE)		
20°C	4 V (0x320)		
50°C	5 V (0x3FF)		
75°C	3.4 V (0x2BC)		
100°C	0 V (0x00)		

#### Table 8-3. Thermal Foldback Profile: Temperature to VOUT

(8)



Follow these guidelines to setup the registers on the AFE53902-Q1:

- Set the VREF/MODE pin low to enable the digital pins for programming mode.
- Stop the state machine before updating the application parameters by writing 0 to the STATE-MACHINE-CONFIG0 register.
- Set all of the application parameters shown in Table 8-4. These locations must be used to save the settings in • the NVM.
- Configure the reference for both channels in the DAC-x-VOUT-CMP-CONFIG registers.
  - Configure channel 0 as an ADC input by setting the CMP-x-EN bit to 1.
- Power on the DAC and ADC channels in voltage mode using the COMMON-CONFIG register.
- Set the DEVICE-MODE-CONFIG register to 0x9000. •
- Start the state machine by writing 0x3 to the STATE-MACHINE-CONFIG0.
- ٠ Trigger an NVM write by setting the NVM-PROG bit in the COMMON-TRIGGER register (0x20) to 1.

REGISTER FIELD NAME	ADDRESS[FIELD]	ADDRESS LOCATION
X1-TEMPERATURE	0x20[10:1]	SRAM
Y1-TEMPERATURE	0x21[7:0]	SRAM
X2-TEMPERATURE	0x22[10:1]	SRAM
Y2-TEMPERATURE	0x23[7:0]	SRAM
X3-TEMPERATURE	0x24[10:1]	SRAM
Y3-TEMPERATURE	0x25[7:0]	SRAM
X1-OUTPUT	0x26[7:0]	SRAM
Y1-OUTPUT	0x27[9:0]	SRAM
X2-OUTPUT	0x28[7:0]	SRAM
Y2-OUTPUT	0x29[9:0]	SRAM
X3-OUTPUT	0x2A[7:0]	SRAM
Y3-OUTPUT	0x2B[9:0]	SRAM
X4-OUTPUT	0x2C[7:0]	SRAM
Y4-OUTPUT	0x2D[9:0]	SRAM
PWM-FREQUENCY	0x2E[11:7]	SRAM
DAC-0-VOUT-CMP-CONFIG	0x15[12:10][4:0]	Register
DAC-1-VOUT-CMP-CONFIG	0x03[12:10][4:0]	Register
COMMON-CONFIG	0x1F[15:0]	Register
DEVICE-MODE-CONFIG	0x25[15:0]	Register
STATE-MACHINE-CONFIG0	0x27[2:0]	Register

Table 8-4. Application Par	rameters
----------------------------	----------

Only the bits listed in the address column of Table 8-4 are saved in NVM and used in the state machine. For example, only bits 12 to 10 and 4 to 0 are saved in NVM for the DAC-x-VOUT-CMP-CONFIG registers.



The pseudocode for this application example is as follows:

//SYNTAX: WRITE <REGISTER NAME(Hex Code)>, <MSB DATA>, <LSB DATA> //Stop the state machine WRITE STATE-MACHINE-CONFIG0(0x27), 0x00, 0x03 //Set the thermal foldback profile values //The voltage output is a 10-bit value
wRITE X1-TEMPERATURE(SRAM 0x20), 0x00, 0x00 WRITE Y1-TEMPERATURE(SRAM 0x21), 0x00, 0x64 WRITE X2-TEMPERATURE(SRAM 0x22), 0x04. 0x00 WRITE Y2-TEMPERATURE(SRAM 0x23), 0x00, 0x32 WRITE X3-TEMPERATURE(SRAM 0x24), WRITE X3-TEMPERATURE(SRAM 0x24), 0x07, 0xFF WRITE Y3-TEMPERATURE(SRAM 0x25), 0x00, 0x00 WRITE X1-OUTPUT(SRAM 0x26), 0x00, 0x14 WRITE Y1-OUTPUT(SRAM 0x27), 0x03, 0x20 WRITE X2-OUTPUT(SRAM 0x28), 0x00, 0x32 WRITE Y2-OUTPUT (SRAM 0x29), 0x03, 0xff WRITE X3-OUTPUT(SRAM 0x2A), 0x00, 0x4B 0x02, 0xBC WRITE Y3-OUTPUT(SRAM 0x2B), WRITE X4-OUTPUT(SRAM 0x2C), 0x00, 0x64 WRITE Y4-OUTPUT(SRAM 0x2D), 0x00, 0x00 //Set the channel 0 reference to VDD, enable the comparator for ADC mode (this is the device default) WRITE DAC-0-VOUT-CMP-CONFIG(0x15), 0x04, 0x01 //Set channel 1 reference to VDD (this is the device default) WRITE DAC-1-VOUT-CMP-CONFIG(0x03), 0x04, 0x00 //Power on the DAC and ADC channel
WRITE COMMON-CONFIG(0x1F), 0x03, 0xF9 //Set the device mode (this is the device default) WRITE DEVICE-MODE-CONFIG(0x25), 0x90, 0x00 //Start the state machine WRITE STATE-MACHINE-CONFIG0(0x27), 0x00, 0x03 //Save settings to NVM WRITE COMMON-TRIGGER(0x20), 0x00, 0x02

#### 8.2.1.3 Application Performance Plots





Figure 8-2. Voltage Output vs Temperature



## 8.2.2 Multislope Thermal Foldback Using the AFE43902-Q1 and PWM Output



# Multislope Thermal Foldback Using the AFE43902-Q1 and PWM Output

Figure 8-3 shows how to connect the PWM output in PWM output mode.

# 8.2.2.1 Design Requirements

Table 8-5.	AFE43902-Q1	With	<b>PWM-Output</b>
	Design Para	meter	rs

PARAMETER	VALUE
PWM frequency	1 kHz
Duty-cycle range	0% to 100%
Temperature range	0°C to 100°C

## 8.2.2.2 Detailed Design Procedure

The state machine converts a temperature input to a PWM output based on the values saved in the thermal foldback profile. The voltage output from the temperature sensor is read by the ADC and converted to an ADC code. There are three X and Y points available to map the ADC codes (X points) to a temperature (Y points). These points can be used to apply linearization to the temperature sensor output. The ADC is 10-bits, so the maximum code is 1023d. Equation 9 calculates the ADC output code based on the voltage input.

$$ADC\_CODE = \frac{VIN \times 2^{10}}{VREF}$$
(9)

This application example uses the 5-V VDD as the ADC reference. Equation 10 calculates the ADC code for a 2.5-V input.

$$ADC\_CODE = \frac{2.5 V \times 2^{10}}{5 V} = 512d \tag{10}$$



Table 8-6 shows the ADC code to temperature mapping used in this application example. An NTC resistor is used as the temperature sensor. Higher ADC codes correspond to a lower temperature.

Table 8-6. Thermal Foldback Profile: ADC to Temperature			
ADC CODE	TEMPERATURE		
0x000	100°C		
0x200	50°C		
0x3FF	0°C		

# The PWM frequency is set in the PWM-FREQUENCY SRAM location (SRAM: 0x2E). Table 7-1 defines the codes for each available frequency. There are four X and Y points available to map the temperature (X points) to an output duty cycle (Y points). The PWM duty-cycle output is configured by a 7-bit code. The maximum code is 127d. Equation 11 calculates the duty-cycle:

$$DUTY\_CYCLE\_CODE = \frac{Duty\_Cycle(\%) \times 2^{7}}{100\%}$$

(11)

For a 50% duty cycle, Equation 11 calculates the duty-cycle code as 64d.

#### Note

A duty-cycle code of 127d sets the PWM duty cycle to 100% which does not follow Equation 11. Table 7-2 provides the details of this exception.

Table 8-7 shows the temperature to output duty cycle mapping used in this application example. The profile can have both negative and positive slopes.

Temperature to Pww			
TEMPERATURE	OUTPUT DUTY CYCLE (CODE)		
20°C	78% (0x64)		
50°C	100% (0x7F)		
75°C	63% (0x51)		
100°C	0% (0x00)		

# Table 8-7. Thermal Foldback Profile:Temperature to PWM



Follow these guidelines to setup the registers on the AFE43902-Q1:

- Set the VREF/MODE pin low to enable the digital pins for programming mode.
- Stop the state machine before updating the application parameters by writing 0 to the STATE-MACHINE-CONFIG0 register.
- If the PWM generator is already running, the PWM generator needs to be stopped before any changes to the PWM frequency take effect. Write a 0 to the START-FUNCTION bit in the COMMON-PWM-TRIG register (0x21) to stop the PWM generator. The PWM generator is automatically started when the state machine is enabled.
- Set all of the application parameters shown in Table 8-8. These locations must be used to save the settings in the NVM. For example, the DAC register location for the PWM-FREQUENCY are not mapped to the NVM and is not saved when an NVM write is triggered.
- Configure the reference for both channels in the DAC-x-VOUT-CMP-CONFIG registers.
- Configure channel 0 as an ADC input by setting the CMP-x-EN bit to 1.
- Power on the ADC channel using the COMMON-CONFIG register.
- Set the DEVICE-MODE-CONFIG register to 0x9000.
- Start the state machine by writing 0x3 to the STATE-MACHINE-CONFIG0.
- Trigger an NVM write by setting the NVM-PROG bit in the COMMON-TRIGGER register (0x20) to 1.
- Set the VREF/MODE pin high to enable the digital pins for standalone mode. This setting is required to see the PWM output on the digital pin.

REGISTER FIELD NAME	ADDRESS[FIELD]	ADDRESS LOCATION			
X1-TEMPERATURE	0x20[10:1]	SRAM			
Y1-TEMPERATURE	0x21[7:0]	SRAM			
X2-TEMPERATURE	0x22[10:1]	SRAM			
Y2-TEMPERATURE	0x23[7:0]	SRAM			
X3-TEMPERATURE	0x24[10:1]	SRAM			
Y3-TEMPERATURE	0x25[7:0]	SRAM			
X1-OUTPUT	0x26[7:0]	SRAM			
Y1-OUTPUT	0x27[6:0]	SRAM			
X2-OUTPUT	0x28[7:0]	SRAM			
Y2-OUTPUT	0x29[6:0]	SRAM			
X3-OUTPUT	0x2A[7:0]	SRAM			
Y3-OUTPUT	0x2B[6:0]	SRAM			
X4-OUTPUT	0x2C[7:0]	SRAM			
Y4-OUTPUT	0x2D[6:0]	SRAM			
PWM-FREQUENCY	0x2E[11:7]	SRAM			
DAC-0-VOUT-CMP-CONFIG	0x15[12:10][4:0]	Register			
DAC-1-VOUT-CMP-CONFIG	0x03[12:10][4:0]	Register			
COMMON-CONFIG	0x1F[15:0]	Register			
DEVICE-MODE-CONFIG	0x25[15:0]	Register			
STATE-MACHINE-CONFIG0	0x27[2:0]	Register			

#### **Table 8-8. Application Parameters**


Only the bits listed in the address column of Table 8-8 are saved in NVM and used in the state machine. For example, only bits 12 to 10 and 4 to 0 are saved in NVM for the DAC-x-VOUT-CMP-CONFIG registers.



The pseudocode for this application example is as follows:

//SYNTAX: WRITE <REGISTER NAME(Hex Code)>, <MSB DATA>, <LSB DATA> //Stop the state machine WRITE STATE-MACHINE-CONFIG0(0x27), 0x00, 0x03 //Stop the PWM generator WRITE COMMON-PWM-TRIG(0x21), 0x00, 0x00 //Set the PWM frequncy (this is the device default) WRITE PWM-FREQUENCY(SRAM 0x2E), 0x05, 0x8 //Set the thermal foldback profile values 0x05, 0x80 //The PWM duty cycle is a 7-bit value WRITE X1-TEMPERATURE(SRAM 0x20), 0x00, 0x00 WRITE Y1-TEMPERATURE (SRAM 0x21), 0x00, 0x64 WRITE X2-TEMPERATURE(SRAM 0x22), 0x04, 0x00 WRITE Y2-TEMPERATURE(SRAM 0x23), 0x00, 0x32 WRITE X3-TEMPERATURE(SRAM 0x24), 0x07, 0xFF WRITE Y3-TEMPERATURE(SRAM 0x25), 0x00, 0x00 WRITE X1-OUTPUT(SRAM 0x26), 0x00, 0x14 0x03, 0x64 WRITE Y1-OUTPUT(SRAM 0x27), WRITE X2-OUTPUT(SRAM 0x28), 0x00, 0x32 WRITE Y2-OUTPUT(SRAM 0x29), 0x03, 0x7F WRITE X3-OUTPUT(SRAM 0x2A), 0x00, 0x4B WRITE Y3-OUTPUT(SRAM 0x2B), 0x02, 0x51 WRITE X4-OUTPUT(SRAM 0x2C), 0x00, 0x64 WRITE Y4-OUTPUT(SRAM 0x2D), 0x00, 0x00 //Set the channel 0 reference to VDD, enable the comparator for ADC mode (this is the device default) WRITE DAC-0-VOUT-CMP-CONFIG(0x15), 0x04, 0x01 //Power on the ADC channel WRITE COMMON-CONFIG(0x1F), 0x03, 0xFF //Set the device mode (this is the device default) WRITE DEVICE-MODE-CONFIG(0x25), 0x90, 0x00 //Start the state machine WRITE STATE-MACHINE-CONFIG(0x27), 0x00, 0x03 //Save settings to NVM WRITE COMMON-TRIGGER(0x20), 0x00, 0x02

#### 8.2.2.3 Application Performance Plots







# 8.3 Power Supply Recommendations

The AFEx3902-Q1 do not require specific power-supply sequencing. These devices require a single power supply,  $V_{DD}$ . However, make sure the external voltage reference is applied after VDD powers on. Use a 0.1- $\mu$ F decoupling capacitor for the  $V_{DD}$  pin. Use a bypass capacitor with a value approximately 1.5  $\mu$ F for the CAP pin.

# 8.4 Layout

# 8.4.1 Layout Guidelines

The AFEx3902-Q1 pin configuration separates the analog, digital, and power pins for an optimized layout. For signal integrity, separate the digital and analog traces, and place decoupling capacitors close to the device pins.

## 8.4.2 Layout Example




Figure 8-4. Layout Example

Note: The ground and power planes have been omitted for clarity. Connect the thermal pad to ground.



# 9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

# 9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 9.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

# 9.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

# 9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# 9.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
AFE43902RTERQ1	Active	Production	WQFN (RTE)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A4902Q
AFE43902RTERQ1.A	Active	Production	WQFN (RTE)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A4902Q
AFE53902RTERQ1	Active	Production	WQFN (RTE)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A5902Q
AFE53902RTERQ1.A	Active	Production	WQFN (RTE)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A5902Q

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AFE43902RTERQ1	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
AFE53902RTERQ1	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

10-Aug-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AFE43902RTERQ1	WQFN	RTE	16	3000	367.0	367.0	35.0
AFE53902RTERQ1	WQFN	RTE	16	3000	367.0	367.0	35.0

# **RTE 16**

3 x 3, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# **RTE0016C**



# **PACKAGE OUTLINE**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **RTE0016C**

# **EXAMPLE BOARD LAYOUT**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **RTE0016C**

# **EXAMPLE STENCIL DESIGN**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated