

ADS921x Dual, Simultaneous-Sampling, 18-Bit, 20MSPS SAR ADC With Fully Differential ADC Input Driver

1 Features

- High-speed and low-power:
 - ADS9219: 20MSPS/ch, 230mW/ch
 - ADS9218: 10MSPS/ch, 146mW/ch
 - ADS9217: 5MSPS/ch, 95mW/ch
- 2-channel, simultaneous sampling
- Feature integration:
 - Integrated ADC driver
 - Integrated precision reference
 - Common-mode voltage output buffer
- High performance:
 - 18-bit no-missing-codes
 - INL: ±1LSB, DNL: ±0.75LSB
 - SNR: 95.5dB and 104.5dB SNR with OSR = 16
- Wide input bandwidth (–3dB):
 - ADS9219 and ADS9218: 90MHz
 - ADS9217: 45MHz
- Serial LVDS interface:
 - SDR and DDR output modes
 - Synchronous clock and data output
- Extended operating range: –40°C to +125°C

2 Applications

- Power analyzers
- Source measurement units (SMU)
- Marine equipment
- Servo drive position feedback
- DC power supplies, AC sources, electronic loads

3 Description

The ADS921x is a family of 18-bit, high-speed, dualchannel, simultaneous-sampling, analog-to-digital converters (ADCs) with an integrated driver for the ADC inputs. The integrated ADC driver simplifies the signal chain, reduces power consumption for precision applications, and supports high-frequency signals beyond 1MHz. By not requiring an external decoupling capacitor, the integrated ADC reference buffer is optimized for wide bandwidth applications.

The ADS921x uses a serial LVDS (SLVDS) data interface that enables high-speed digital communication while minimizing digital switching noise. Read the dual-channel ADC data using separate SLVDS outputs per ADC channel or one SLVDS output for both ADC channels.

Package Information					
FR	PACKAGE ⁽¹⁾	PACK			

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
ADS9217	RHA (VQFN, 40)	6mm × 6mm
ADS9218	RHA (VQFN, 40)	6mm × 6mm
ADS9219	RHA (VQFN, 40)	6mm × 6mm

(1) For more information, see the *Mechanical*, *Packaging*, and *Orderable Information*.

⁽²⁾ The package size (length × width) is a nominal value and includes pins, where applicable.







Table of Contents

1 Features	1
2 Applications	1
3 Description	1
4 Device Comparison Table	3
5 Pin Configuration and Functions	4
6 Specifications	6
6.1 Absolute Maximum Ratings	6
6.2 ESD Ratings	<mark>6</mark>
6.3 Thermal Information	6
6.4 Recommended Operating Conditions	7
6.5 Electrical Characteristics	<mark>8</mark>
6.6 Timing Requirements	10
6.7 Switching Characteristics	11
6.8 Timing Diagrams	12
6.9 Typical Characteristics: All Devices	15
6.10 Typical Characteristics: ADS9219	17
6.11 Typical Characteristics: ADS9218	18
6.12 Typical Characteristics: ADS9217	19
7 Detailed Description	20
7.1 Overview	20
7.2 Functional Block Diagram	20
7.3 Feature Description	21

7.4 Device Functional Modes	31
7.5 Programming	. 32
8 Register Map	.36
8.1 Register Bank 0	. 36
8.2 Register Bank 1	. 39
8.3 Register Bank 2	54
9 Application and Implementation	.55
9.1 Application Information	.55
9.2 Typical Applications.	. 55
9.3 Power Supply Recommendations	.60
9.4 Lavout	61
10 Device and Documentation Support	62
10.1 Documentation Support	. 62
10.2 Receiving Notification of Documentation Updates.	.62
10.3 Support Resources	. 62
10.4 Trademarks	.62
10.5 Electrostatic Discharge Caution	.62
10.6 Glossary	.62
11 Revision History	. 63
12 Mechanical, Packaging, and Orderable	
Information	. 63
12.1 Mechanical Data	.64

Copyright © 2025 Texas Instruments Incorporated



4 Device Comparison Table

PART NUMBER	CHANNELS	RESOLUTION	SPEED
ADS9219			20MSPS
ADS9218		18	10MSPS
ADS9217	2		5MSPS
ADS9229	2		20MSPS
ADS9228		16	10MSPS
ADS9227			5MSPS
ADS9119			20MSPS
ADS9118		18	10MSPS
ADS9117	1		5MSPS
ADS9129			20MSPS
ADS9128		16	10MSPS
ADS9127			5MSPS

ADS9217, ADS9218, ADS9219 SBASA74C – JANUARY 2023 – REVISED APRIL 2025



5 Pin Configuration and Functions





Pin Functions

PIN			DESCRIPTION	
NAME	NO.	ITPE	DESCRIPTION	
AINAM	4	I	Negative analog input for ADC A.	
AINAP	3	I	Positive analog input for ADC A.	
AINBM	8	I	Negative analog input for ADC B.	
AINBP	7	I	Positive analog input for ADC B.	
AVDD_5V	1, 10	Р	5V analog power-supply pin.	
CS	17	I	Chip-select input pin for the configuration interface; active low.	
DCLKM	23	0	Negative differential data clock output. Connect a 100Ω resistor between DCLKP and DCLKM close to the receiver.	
DCLKP	24	0	Positive differential data clock output. Connect a 100Ω resistor between DCLKP and DCLKM close to the receiver.	
DOUTAM	27	0	Negative differential data output. Connect a 100Ω resistor between DOUTAP and DOUTAM close to the receiver. Transmits ADC A data in 2-lane mode. Transmits ADC A and ADC B data in 1-lane mode.	
DOUTAP	28	0	Positive differential data output corresponding to ADC A. Connect a 100Ω resistor between DOUTAP and DOUTAM close to the receiver. Transmits ADC A data in 2-lane mode. Transmits ADC A and ADC B data in 1-lane mode.	

Copyright © 2025 Texas Instruments Incorporated



Pin Functions (continued)

ITPE	DESCRIPTION
0	Negative differential data output corresponding to ADC B in 2-lane mode. Connect a 100Ω resistor between DOUTBP and DOUTBM close to the receiver. Unused in 1-lane mode.
0	Positive differential data output corresponding to ADC B in 2-lane mode. Connect a 100Ω resistor between DOUTBP and DOUTBM close to the receiver. Unused in 1-lane mode.
0	Negative differential data frame clock output. Connect a 100Ω resistor between FCLKP and FCLKM close to the receiver.
0	Positive differential data frame clock output. Connect a 100Ω resistor between FCLKP and FCLKM close to the receiver.
Р	Ground.
I	Power-down control; active low. Connect to VDD_1V8 if unused.
I/O	Internal reference voltage output. External reference voltage input. Connect a 10µF decoupling capacitor to REFM.
Р	Reference ground. Connect to GND.
I	Reset input; active low. Connect to VDD_1V8 if unused.
I	Serial clock input for the configuration interface.
I	SDI is a multifunction logic input; pin function is determined by the SPI_EN pin. SDI has an internal $100k\Omega$ pulldown resistor to GND. SPI_EN = 0b: SDI is the logic input to select between the internal or external reference. Connect SDI to GND for the external reference. Connect SDI to VDD_1V8 for the internal reference. SPI_EN = 1b: Serial data input for the configuration interface
0	Serial data output for the configuration interface.
I	ADC sampling clock input. Negative differential input for the LVDS sampling clock. Connect this pin to GND for the CMOS sampling clock.
I	ADC sampling clock input. Positive differential input for the LVDS sampling clock. Clock input for the CMOS sampling clock.
I	Synchronization input for internal averaging filter. Connect to GND if unused. See the <i>Synchronizing Multiple ADCs</i> section on how to use the SMPL_SYNC pin.
I	Control to enable configuration of the SPI interface; active high. Connect a pullup resistor to VDD_1V8 to keep the configuration interface enabled. Connect to GND if SPI configuration is unused. When SPI_EN = 0, select the reference voltage with the SDI/EXTREF pin.
Р	Exposed thermal pad. Connect to GND.
0	Common-mode voltage output. Use VCMOUT to set the common-mode voltage at the ADC inputs. Connect a $1\mu F$ decoupling capacitor to GND.
Р	1.8V power-supply. Connect 1µF and 0.1µF decoupling capacitors to GND.
	O O O P I I I I I I I I I I I I I I I I

(1) I = input, O = output, I/O = input or output, G = ground, P = power.



6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
VDD_1V8 to GND	-0.3	2.1	V
AVDD_5V to GND	-0.3	5.5	V
AINAP, AINAM, AINBP, and AINBM to GND	GND – 0.3	AVDD_5V + 0.3	V
REFIO to REFM	REFM – 0.3	AVDD_5V + 0.3	V
Digital inputs to GND	GND – 0.3	VDD_1V8 + 0.3	V
REFM to GND	-0.3	0.3	V
Input current to any pin except supply pins ⁽²⁾	-10	10	mA
Junction temperature, T _J	-40	150	°C
Storage temperature, T _{stg}	-60	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Pin current must be limited to 10 mA or less.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discharge	Human body model (HBM), per A JEDEC JS-001, analog input pins AINAM, AINBP, and AINBM ⁽¹⁾	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, analog input pins AINAP, AINAM, AINBP, and AINBM ⁽¹⁾	±2000	
	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all other pins ⁽¹⁾	±1000	V
	-	Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins ⁽²⁾	±500	

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

6.3 Thermal Information

		ADS921x		
	THERMAL METRIC ⁽¹⁾	RHA (VQFN)	UNIT	
		40 PINS		
R _{0JA}	Junction-to-ambient thermal resistance	25.8	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	13.3	°C/W	
R _{θJB}	Junction-to-board thermal resistance	7.5	°C/W	
Ψ_{JT}	Junction-to-top characterization parameter	0.1	°C/W	
Ψ _{JB}	Junction-to-board characterization parameter	7.4	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	1.1	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.



6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
POWER SUPPLY							
AVDD_5V	Power supply	AVDD_5V to GND	4.75	5	5.25	V	
VDD_1V8	Power supply	VDD_1V8 to GND	1.75	1.8	1.85	V	
REFERENC	E VOLTAGE	, i i i i i i i i i i i i i i i i i i i					
V _{REF}	Reference voltage to the ADC	External reference	4.076	4.096	4.116	V	
ANALOG IN	IPUTS						
V _{IN}	Absolute input voltage	AINx ⁽¹⁾ to GND	V _{CM} – 1.6		V _{CM} + 1.6	V	
FSR	Full-scale input range	(AINAP – AINAM) and (AINBP – AINBM)	-3.2		3.2	V	
V _{CM}	Common-mode input range ⁽²⁾	(AINAP + AINAM) / 2 and (AINBP + AINBM) / 2	V _{CMOUT} – 0.07		V _{CMOUT} + 0.07	V	
TEMPERAT	TEMPERATURE RANGE						
T _A	Ambient temperature		-40	25	125	°C	

(1) AINx refers to analog inputs AINAP, AINAM, AINBP, and AINBM.

(2) ADC channel is powered down if the input common-mode voltage exceeds specifications.



6.5 Electrical Characteristics

at AVDD_5V = 4.75V to 5.25V, VDD_1V8 = 1.75V to 1.85V, internal V_{REF} = 4.096V, and maximum throughput (unless otherwise noted); minimum and maximum values at $T_A = -40^{\circ}$ C to +125°C; typical values at $T_A = 25^{\circ}$ C

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
ANALOO	GINPUTS					
I _B	Input bias current			0.1		nA
		$T_A = 0^{\circ}C$ to $70^{\circ}C$		0.02		- 1/20
	– Input bias current thermal drift	$T_A = -40^{\circ}C$ to $125^{\circ}C$		0.1		na/ C
DC PER	FORMANCE	· · · ·				
	Resolution	No missing codes		18		Bits
DNL	Differential nonlinearity		-0.9	±0.4	0.9	LSB
	Integral popling grity	$T_A = 0^{\circ}C$ to 70°C, all devices	-1.125	±0.8	1.125	LSB
	integral nonlinearity	$T_A = -40^{\circ}C$ to 125°C, all devices	-1.9	±0.8	1.9	LSB
V _(OS)	Input offset error ⁽¹⁾			±40		LSB
dV _{OS} /dT	Input offset error thermal drift ⁽¹⁾			0.25	1	ppm/°C
G _E	Gain error ⁽¹⁾		-0.05	±0.01	0.05	%FSR
dG _{E/} dT	Gain error thermal drift ⁽¹⁾			0.5	2	ppm/°C
AC PER	FORMANCE	· · · ·				
CINIAD	Circulto poine i distantian potio	f _{IN} = 2kHz	93	95.4		
SINAD	Signal-to-noise + distortion ratio	f _{IN} = 1MHz		94.3		đВ
	Circulto reside retia	f _{IN} = 2kHz	93.3	95.5		dBFS
SNR	Signal-to-noise ratio	f _{IN} = 1MHz		94.9		
		f _{IN} = 2kHz, ADS9217 and ADS9218		-120		dB
THD	Total harmonic distortion	f _{IN} = 2kHz, ADS9219 at 20MSPS		-118		
		f _{IN} = 1MHz, all devices		-104		
	Spurious free dynamic renge	f _{IN} = 2kHz		118		
SFDR	Spurious-free dynamic range	f _{IN} = 1MHz		104		aв
	Isolation crosstalk	f _{IN} = 2kHz		120		dB
	Aperture jitter	SIngle-ended CMOS clock on SMPL_CLKP		0.3		PS_{RMS}
		Differential LVDS sampling clock		0.8		
		ADS9219		90		
BW	Input Bandwidth (–3dB)	ADS9218		90		MHz
		ADS9217		45		
INTERN	AL REFERENCE					
V _{REF} ⁽²⁾	Voltage on REFIO pin (configured as output)	1µF capacitor on REFIO pin, $T_A = 25^{\circ}C$	4.092	4.096	4.1	V
	Reference temperature drift			6	20	ppm/°C
соммо	N-MODE OUTPUT BUFFER	1				
		ADS9219	2.2	2.460	2.65	
VCMOUT	Common-mode output voltage	ADS9218	2.2	2.410	2.65	V
		ADS9217	2.2	2.385	2.65	
	Output current drive		0		5	μA



6.5 Electrical Characteristics (continued)

at AVDD_5V = 4.75V to 5.25V, VDD_1V8 = 1.75V to 1.85V, internal V_{REF} = 4.096V, and maximum throughput (unless otherwise noted); minimum and maximum values at $T_A = -40^{\circ}$ C to +125°C; typical values at $T_A = 25^{\circ}$ C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
LVDS RE	CEIVER (SMPL_CLK)		1				
N	Llink laurel in muturelte ma (D. M.)	AC coupled	100			m)/	
VTH	High-level input voltage (P – M)	DC coupled	300			mv	
V _{TL} Low-level input voltage (P – M)	AC coupled			-100	m) /		
	DC coupled			-300	mv		
VICM	Input common-mode voltage		0.5	1.2	1.4	V	
LVDS OU	ITPUT (CLKOUT, DOUTA, and DO	DUTB)	1				
V _{ODIFF}	Differential output voltage	R _L = 100Ω	200	350	500	mV	
V _{OCM}	Output common-mode voltage	R _L = 100Ω	0.88	1.1	1.32	V	
CMOS IN	PUTS (CS, SCLK, and SDI)		1				
VIL	Input low logic level		-0.1		0.5	V	
VIH	Input high logic level		1.3		VDD_1V8	V	
CMOS O	UTPUT (SDO)						
V _{OL}	Output low logic level	I _{OL} = 200µA sink	0		0.4	V	
V _{OH}	Output high logic level	I _{OH} = 200μA source	1.4		VDD_1V8	V	
POWER SUPPLY							
		At 20MSPS throughput (ADS9219)		55	59		
	Supply surrent from AVDD EV	At 10MSPS throughput (ADS9218)		33	40	•	
AVDD_5V	Supply current from AVDD_5V	At 5MSPS throughput (ADS9217)		20	24	mA	
		Power-down			2		
		At 20MSPS throughput (ADS9219)		103	110		
	Supply surrent from V/DD 41/0	At 10MSPS throughput (ADS9218)		70.5	89		
VDD_1V8	Supply current from VDU_1V8	At 5MSPS throughput (ADS9217)		50	66	ma	
		Power-down			2		

(1) These specifications include full temperature range variation but not the error contribution from internal reference.

(2) Does not include the variation in voltage resulting from solder shift effects.



6.6 Timing Requirements

at AVDD_5V = 4.75V to 5.25V, VDD_1V8 = 1.75V to 1.85V, internal V_{REF} = 4.096V, and maximum throughput (unless otherwise noted); minimum and maximum values at T_A = -40°C to +125°C; typical values at T_A = 25°C

			MIN	MAX	UNIT
CONVERSIO	ON CYCLE		•		
		ADS9219	7	20	
f _{CYCLE}	Sampling frequency	ADS9218	3.9	10	MHz
		ADS9217	3.9	5	
t _{CYCLE}	ADC cycle time period		1 / f _{CYCLE}		s
t _{PL_SMPLCLK}	Sample clock low time		0.4	0.6	t _{CYCLE}
t _{PH_SMPLCLK}	Sample clock high time		0.4	0.6	t _{CYCLE}
f _{CLK}	Maximum SCLK frequency			10	MHz
t _{CLK}	Minimum SCLK time period	100		ns	
SPI TIMINGS	3				
t _{hi_CSZ}	Pulse duration: CS high		220		ns
t _{PH_CK}	SCLK high time		0.48	0.52	t _{CLK}
t _{PL_CK}	SCLK low time		0.48	0.52	t _{CLK}
t _{d_CSCK}	Setup time: CS falling to the first SCLK rising edge		20		ns
t _{su_CKDI}	Setup time: SDI data valid to the corresponding SCLK rising edge		10		ns
t _{ht_CKDI}	Hold time: SCLK rising edge to corresponding data valid on SDI				ns
t _{d_CKCS}	Delay time: last SCLK falling edge to $\overline{\text{CS}}$ rising	5		ns	



6.7 Switching Characteristics

at AVDD_5V = 4.75V to 5.25V, VDD_1V8 = 1.75V to 1.85V, internal V_{REF} = 4.096V, and maximum throughput (unless otherwise noted); minimum and maximum values at T_A = -40°C to +125°C; typical values at T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
RESET		I			
t _{PU}	Power-up time for device			25	ms
LVDS DATA IN	ITERFACE	· · · ·			
t _{RT}	Rise time	With 50Ω		600	ps
t _{FT}	Fall time	transmission line of length = 20mm, differential R_L = 100 Ω , and C_L = 1pF	600		ps
		ADS9219	50		
t _{CYCLE}	Sampling clock period	ADS9218	100		ns
		ADS9217	200		
t _{DCLK}	Clock output		4.167		ns
	Clock duty cycle		45	55	%
t _{d_DCLKDO}	Time delay: DCLKP rising to corresponding data valid	SDR mode	-0.35	0.35	ns
t _{off_DCLKDO_r}	Time offset: DCLKP rising to corresponding data valid	DDR mode	t _{DCLK} / 4 – 0.35	t _{DCLK} / 4 + 0.35	ns
t _{off_DCLKDO_f}	Time offset: DCLKP falling to corresponding data valid	DDR mode	t _{DCLK} / 4 – 0.35	t _{DCLK} / 4 + 0.35	ns
t _{PD}	Time delay: SMPL_CLK falling to DCLKP rising			t _{DCLK}	ns
t _{PU_SMPL_CLK}	Time delay: Free-running clock connected to SMPL_CLK to ADC data valid			100	μs
t _{LAT} ⁽¹⁾	Time delay: Internal digital delay to MSB of data output		3	12	ns
SPI TIMINGS	-	1			
t _{den_CKDO}	Time delay: 8 th SCLK rising edge to SDO enable			30	ns
t _{dz_CKDO}	Time delay: 24 th SCLK rising edge to SDO going Hi-Z			30	ns
t _{d_СКDO}	Time delay: SCLK launch edge to corresponding data valid on SDO			30	ns
t _{ht_CKDO}	Hold time: SCLK launch edge to previous data valid on SDO		2		ns

(1) See section on ADC Sampling Clock Input for more details on data output latency.



6.8 Timing Diagrams



Figure 6-1. LVDS Data Interface: 2-Lane DDR



Figure 6-2. LVDS Data Interface: 2-Lane SDR





Figure 6-4. LVDS Data Interface: 1-Lane SDR



Figure 6-5. LVDS Output Transition Times





Figure 6-6. Configuration SPI



Figure 6-7. SMPL_SYNC Timing



1. See the *ADC Sampling Clock Input* section for more details.

Figure 6-8. Sampling Edge to Corresponding Data MSB Output Timing



6.9 Typical Characteristics: All Devices





6.9 Typical Characteristics: All Devices (continued)





6.10 Typical Characteristics: ADS9219





6.11 Typical Characteristics: ADS9218





6.12 Typical Characteristics: ADS9217





7 Detailed Description

7.1 Overview

The ADS921x is an 18-bit, 20MSPS/ch, dual-channel, simultaneous-sampling, analog-to-digital converter (ADC). The ADS921x integrates a high-impedance buffer at the ADC inputs, voltage reference, reference buffer, and common-mode voltage output buffer. The ADS9219 supports unipolar differential analog input signals. The buffer at the ADC inputs is optimized for low-distortion and low-power operation.

For DC level shifting of the analog input signals, the device has a common-mode voltage output buffer. The common-mode voltage is derived from the output of the integrated reference buffer. When a conversion is initiated, the differential input between the (AINAP – AINAM) and (AINBP – AINBM) pins is sampled. The ADS921x uses a clock input on the SMPL CLKP pin to initiate conversions.

The ADS921x consumes only 230mW/ch of power when operating at 20MSPS/ch, which includes the buffer power dissipation at the ADC inputs. The serial LVDS (SLVDS) digital interface simplifies board layout, timing, firmware, and supports full throughput at lower clock speeds.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Analog Inputs

The ADS921x supports both AC-coupled and DC-coupled differential analog inputs. Make sure the input common-mode voltage of the analog inputs matches the voltage level on the VCMOUT pin. Figure 7-1 shows the equivalent input network diagram of the device.



Figure 7-1. Equivalent Input Network

7.3.2 Analog Input Bandwidth

illustrates the analog full-power input bandwidth of the ADS921x device family. The –3dB bandwidth is 90MHz for the ADS9219 and ADS9218, and 45MHz for the ADS9217.

7.3.3 ADC Transfer Function

The ADS921x supports a $\pm 3.2V$ differential input range. The device outputs 18-bit conversion data in either straight-binary or binary two's-complement formats. As shown in Table 7-1, the format for the output codes is the same across all analog channels. Configure the format for the output codes with the DATA_FORMAT field in register address 0x0D. The least significant bit (LSB) for the ADC is given by 1LSB = $6.4V / 2^{18}$.

INPUT VOLTAGE	DESCRIPTION	ADC OUTPUT IN 2's- COMPLEMENT FORMAT	ADC OUTPUT IN STRAIGHT- BINARY FORMAT
≤ –3.2V + 1LSB	Negative full-scale code	0x20000	0x00000
0V + 1LSB	Mid-code	0x00000	0x1FFFF
≥ 3.2V – 1LSB	Positive full-scale code	0x1FFFF	0x3FFFF

Table	7-1	Transfer	Charac	teristics
Iabic	1-1.	ITalisiei	Unarac	101131103



7.3.4 Reference Voltage

The ADS921x has a precision, low-drift voltage reference internal to the device. For best performance, the internal reference noise is filtered (as shown in Figure 7-2) by connecting a 10μ F ceramic bypass capacitor to the REFIO pin. As shown in Figure 7-3, an external reference is also connected at the REFIO pin. When using an external reference, disable the internal reference voltage by either of the following two options:

- Configure the SPI (SPI EN pin = logic 1). Write PD REF = 1b in address 0xC1 of register bank 1.
- Use the SDI/EXTREF pin (SPI_EN pin = logic 0). Set the SDI/EXTREF pin to logic 0 using a pulldown resistor.







Figure 7-3. External Reference Voltage



(1)

7.3.5 Temperature Sensor

The ADS921x features a 10-bit temperature sensor for measuring temperature inside the device. Follow the sequence listed in Table 7-2 to read the temperature sensor output with the SPI. Read the temperature sensor data at anytime independent of the ADC data interface.

The transfer function for the temperature sensor is given by Equation 1:

Temperature = $-85.0172 + (10 \text{ bit output } \times 0.24918) \,^{\circ}\text{C}$

Table 7-2. Sequence to Read Temperature Sensor Output

REGISTER ADDRESS	REGISTER BANK	VALUE	COMMENT
0x90	1	0x4000	Write register to load temperature sensor output in address 0x91
0x91	1	10 bit temperature sensor data	Read register for temperature sensor output
0x90	1	0x0000	Write register

7.3.6 Data Averaging

The ADS921x features a built-in decimation filter that averages the conversion results from the ADC. The output data rate is reduced with higher data averaging. Table 7-3 compares the ADC output speed against SNR and OSR. The improvement in SNR with averaging in Table 7-4 shows the register settings corresponding to oversampling ratios.

Table 7-3. SNR vs OSR

OSR	SNR (dBFS)	ADC OUTPUT SPEED
1	95.5	f _{CYCLE}
2	98.1	f _{CYCLE} / 2
4	100.6	f _{CYCLE} / 4
8	102.9	f _{CYCLE} / 8
16	104.8	f _{CYCLE} / 16

DECIMATION	PECISTER	INTERFACE MODES ⁽¹⁾		
DECIMATION	REGISTER	2-LANE SDR AND DDR ⁽²⁾	1-LANE SDR AND DDR ⁽³⁾	
	CLK3 (0xC5[9])	1	0 for OSB = 3	
	OSR_INIT1 (0xC0[11:10])	0 for DATA_LANES = 5 or 7 1 for DATA_LANES = 0 or 2	1 for OSR = 4, 8, and 16	
OSP initialization	OSR_INIT2 (0xC4[5:4])	2	0 for OSR = 2 2 for OSR = 4, 8, and 16	
USR Initialization	OSR_INIT3 (0xC4[1])	1	0 for OSR = 2 1 for OSR = 4, 8, and 16	
	OSR_EN (0x0D[6])	1	1	
	OSR_RD (0xC5[6:5])	1	0 for OSR = 2 1 for OSR = 4, 8, and 16	
2	OSR (0x0D[5:2])	0	0	
Ζ	OSR_CLK (0xC0[9:7])	0	0	
Λ	OSR (0x0D[5:2])	1	1	
4	OSR_CLK (0xC0[9:7])	4	0	
0	OSR (0x0D[5:2])	2	2	
8 N	OSR_CLK (0xC0[9:7])	5	4	

Table 7-4. Register Map Settings for OSR



Table 7-4. Register Map Settings for OSR (continued)

DECIMATION	DECISTED	INTERFACE MODES ⁽¹⁾			
DECIMATION	REGISTER	2-LANE SDR AND DDR ⁽²⁾	1-LANE SDR AND DDR ⁽³⁾		
16	OSR (0x0D[5:2])	3	3		
16	OSR_CLK (0xC0[9:7])	6	5		

(1) See Table 7-7 and Table 7-8 for DATA_LANES configuration.

(2) The ADS9217 functions with all data interface modes.

(3) Not applicable for the ADS9217.

As shown in Figure 7-4, a pulse on the SMPL_SYNC pin resets the decimation filter. A pulse on SMPL_SYNC synchronizes multiple ADS921x devices when using the decimation filter.

SMPL_SYNC	\Box										
SMPL_CLK	ЛГ		S4 S5		58 59						
ADC Data for Decimation by 2	N	invalid data	(S1 + S2) / 2	(S3 + S4) / 2	(S5 + S6) / 2	(S7 + S8) / 2	(S9 + S10) / 2	(S11 + S12) / 2	(S13 + S14) / 2	(S15 + S16) / 2	(S17 + S18) / 2
ADC Data for Decimation by 4	N	invalid data		(S1 + S2 + S	S3 + S4) / 2	(S5 + S6 + 5	S7 + S8) / 4	(S9 + S10 + S	S11 + S12) / 4	(S13 + S14 +	+ S7 + S8) / 4
ADC Data for Decimation by 8	N	inv	valid data				(S1 + S2 + .	+ S8) / 8		(S9 + S10 + .	+ S16) / 8
ADC Data for Decimation by 16	N			inv	valid data					(S1 + S2 +	+ S16) / 16

Figure 7-4. Data Output With Decimation

7.3.7 Digital Down Converter

The ADS921x includes an optional on-chip digital down conversion (DDC) that is configured by register addresses FBh through FEh. As shown in Figure 7-5, the DDC includes a digital mixer and a 24-bit, numerically controlled oscillator (NCO). The digital mixer generates 24-bit I and Q outputs that represent complex mixing of ADC output data with the NCO output frequency. Each channel of the ADC generates a 48-bit output corresponding to the 24-bit I and Q outputs, respectively, from the digital mixer.



Figure 7-5. Data Path When Using a Digital Down Converter



(3)

The NCO is common for both ADC A and ADC B. The output frequency of the NCO, given by Equation 2, is configured using the NCO_FREQUENCY register (address 0xFD and 0xFE).

$$f_{\rm NCO} = \frac{f_{\rm SMPL_CLK}}{2^{24}} \times (\rm NCO_FREQUENCY[23:0] \& 0xFFFFF0) Hz$$
(2)

The output phase of the NCO is reset by applying a pulse on the SMPL_SYNC pin, see Figure 6-7. As shown in Equation 3 and Table 7-5, the initial phase of the NCO output is configured using the NCO_PHASE register (address 0xFC and 0xFD).

NCO_PHASE[23:0] =
$$\left(\frac{\text{Initial phase}}{2\pi} \times 2^{24}\right)$$
 & 0xFFFFF0

Table 7-5. Initial NCO Phase

NCO_PHASE[23:0]	INITIAL PHASE
0x000000	0
0x7FFF0	Π
0xFFFF0	2π

Use a decimation factor of either 2, 4, 8, or 16 with the DDC. Table 7-6 shows the register configuration for decimating the DDC output.

DECIMATION	REGISTER	VALUE
	OSR_EN (0x0D[6])	1
2	OSR (0x0D[5:2]	0
	OSR_CLK (0xC0[9:7])	0
Common settings for decimation factors 4, 8, and 16	CLK3 (0xC5[9])	1
	OSR_INIT1 (0xC0[11:10])	1
	OSR_INIT2 (0xC4[5:4])	2
	OSR_INIT3 (0xC4[1])	1
	OSR_EN (0x0D[6])	1
	OSR_RD (0xC5[6:5])	1
4	OSR (0x0D[5:2]	1
	OSR_CLK (0xC0[9:7])	0
8	OSR (0x0D[5:2]	2
	OSR_CLK (0xC0[9:7])	4
16	OSR (0x0D[5:2]	3
	OSR_CLK (0xC0[9:7])	5

Table 7-6. Decimation Settings for the DDC



7.3.8 Data Interface

The ADS921x features a high-speed, serial LVDS data interface with 2-lane and 1-lane options for data output. The host configures the output data frame width to 20 bits or 24 bits with the single-data rate (SDR) and double-data rate (DDR) modes. Table 7-7 and Table 7-8 configuration.

Configure the INIT_1 register field before writing to other register fields, as described in Table 7-7 and Table 7-8.

DATA FRAME WIDTH (Bits)	DATA RATE	OUTPUT LANES	INIT_1 0x04[3:0]	DATA_LA NES 0x12[2:0]	DATA_RA TE 0xC1[8]	CLK1 0xC0[12]	CLK2 0xC1[0]	CLK3 0xC5[9]	CLK4 0xC5[3:2]	CLK5 0xFB[1]	CLK6 0x1C[7:6]
20	SDR	1	0x000B	5	1	1	1	1	3	0	3
20	SDR	2	0x000B	0	1	0	1	0	3	0	3
20	DDR	1	0x000B	5	0	1	1	1	3	0	3
20	DDR	2	0x000B	0	0	0	1	0	3	0	3
24	SDR	1	0x000B	7	1	1	0	1	3	0	3
24	SDR	2	0x0000	2	1	0	0	0	0	0	0
24	DDR	1	0x000B	7	0	1	0	1	3	0	3
24	DDR	2	0x0000	2	0	0	0	0	0	0	0

Table 7-7. Register Map Settings for Output Data Interface for the ADS9217

 Table 7-8. Register Map Settings for Output Data Interface for the ADS9219 and ADS9218

DATA FRAME WIDTH (Bits)	DATA RATE	OUTPUT LANES	INIT_1 0x04[3:0]	DATA_LA NES 0x12[2:0]	DATA_RA TE 0xC1[8]	CLK1 0xC0[12]	CLK2 0xC1[0]	CLK3 0xC5[9]	CLK4 0xC5[3:2]	CLK5 0xFB[1]	CLK6 0x1C[7:6]
20	SDR	1	-				Not su	pported			
20	SDR	2	-		Not supported						
20	DDR	1	-				Not su	oported			
20	DDR	2	-				Not su	oported			
24	SDR	1	-	2	1	0	0	0	0	1	0
24	SDR	2	-	2	1	0	0	0	0	0	0
24	DDR	1	-	2	0	0	0	0	0	1	0
24	DDR	2	-	2	0	0	0	0	0	0	0

The ADS921x generates a data clock DCLK that is a multiple of the ADC sampling clock SMPL_CLK. The data clock frequency depends on the number of data output lanes (1 or 2), data frame width, and data rate. The data frame width is 20 or 24 bits and the data rate is SDR or DDR. Equation 4 calculates the DCLK speed. Table 7-9 lists the possible values for the output data clock frequency.

$$DCLK speed = \frac{2 ADC channels \times Data Frame Width (24 bit or 20 bit)}{Data Lanes (1 or 2) \times Data Rate(SDR = 1, DDR = 2)} \times SMPL_CLK$$
(4)



ADC CHANNELS	DATA FRAME WIDTH (Bits)	DATA RATE (1 = SDR, 2 = DDR)	OUTPUT LANES ⁽¹⁾	SMPL_CLK MULTIPLIER	DCLK (SMPL_CLK = 5MHz)	DCLK (SMPL_CLK = 10MHz)	DCLK (SMPL_CLK = 20MHz)			
	24	1	1	48	240MHz	—	—			
		1	2	24	120MHz	(2)	(2)			
		2	1	24	120MHz	240MHz	480MHz			
2			2	12	60MHz	120MHz	240MHz			
2		1	1	40	200MHz	(3)	(3)			
	20		2	20	100MHz	(3)	(3)			
	20	2	1	20	100MHz	(3)	(3)			
			2	10	50MHz	(3)	(3)			

Table 7-9. Data Clock (DCLK) Speed

(1) The LVDS output data and clock are specified up to 600MHz. Faster speeds are not supported.

(2) For the ADS9219 and ADS9218, 1-lane data output is supported only when data averaging is enabled. See the *Data Averaging* section.

(3) A 20-bit data frame width is not supported for the ADS9219 or ADS9218.

7.3.8.1 Data Frame Width

As shown in Figure 7-6, the ADS921x supports 24-bit and 20-bit data frame width options. Configure the DATA_WIDTH field in address 0x12 to select the data frame width. The default output data frame width is 24 bits. The ADC resolution is 18-bit, represented by 20 bits.



Figure 7-6. Data Frame Width Composition

7.3.8.2 ADC Output Data Randomizer

The ADS921x features a data output randomizer. When enabled, the ADC conversion result is bit-wise exclusive-ORed (XOR). Figure 7-7 illustrates a diagram of such an XOR operation. Either the LSB of the conversion result (Figure 7-9) or XOR_PRBS bit (default) is appended to the ADC data output (Figure 7-8). The LSB of the ADC conversion result and XOR_PRBS have equal probability of being either 1 or 0. As a result of the XOR operation, the data output from the ADS921x is randomized. The ground bounce created by the transmission of this randomized result over the data interface is uncorrelated with the analog input voltage. This uncorrelated transmission helps minimize interference between data transmission and analog performance of the ADC when the PCB layout does not minimize ground bounce.





Figure 7-7. Bit-Wise XOR Operation



Figure 7-8. Data Frame Width Composition With PRBS XOR Enabled



Figure 7-9. Data Frame Width Composition With LSB XOR Enabled

7.3.8.3 Synchronizing Multiple ADCs

Drive the SMPL_CLK pins of the respective ADS921x devices with a common sampling clock. Match the timing delay on the clock path external to the ADCs by using identical PCB trace lengths for SMPL_CLK for the respective ADCs.

Use the SMPL_SYNC pin to synchronize multiple ADCs when using the internal decimation filter. The SMPL_SYNC pin is latched by the falling edge of the sampling clock. A pulse on SMPL_SYNC resets the internal decimation filter.



7.3.8.4 Test Patterns for Data Interface

The ADS921x features test patterns (Figure 7-10) used by the host for debugging and verifying the data interface. The test patterns replace the ADC output data with predefined digital data. Enable the test patterns by configuring the corresponding register addresses 0x13 through 0x1B in bank 1.

Table 7-10 lists the test patterns supported by the ADS921x.



Figure 7-10. Register Bank for Test Patterns

Table 7-10. Test Pattern Configurations

ADC OUTPUT	TP_EN_CHA TP_EN_CHB	TP_MODE_CHA TP_MODE_CHB	SECTION	RESULT1
ADC conversion result	0			
Fixed pattern	1	0 or 1	Fixed Pattern	ADC A = TP0_A ADC B = TP0_B
Digital ramp	Digital ramp 1 2		Digital Ramp	ADC A = Digital ramp ADC B = Digital ramp
Alternating test patterns	1	3	Alternating Test Pattern	ADC A = TP0_A, TP1_A ADC B = TP0_B, TP1_B

Note

1. Configure the test patterns for two separate channel groups ADC A and ADC B.

7.3.8.4.1 Fixed Pattern

The ADC outputs fixed patterns defined in the TP0_A and TP0_B registers in place of the ADC A and ADC B data, respectively.

- Configure the test patterns in TP0_A and TP0_B
- Set TP_EN_A = 1, TP_MODE_A = 0 (address = 0x13), TP_EN_B = 1, and TP_MODE_B = 0 (address = 0x18)

7.3.8.4.2 Alternating Test Pattern

The ADC outputs alternating test patterns defined in the TP0_A, TP1_A and TP0_B, TP1_B registers in place of ADC A and ADC B data, respectively.

- Configure the test patterns in TP0_A, TP1_A, TP0_B, and TP1_B
- Set TP_EN_A = 1, TP_MODE_A = 3 (address = 0x13), TP_EN_B = 1, and TP_MODE_B = 3 (address = 0x18)



7.3.8.4.3 Digital Ramp

The ADC outputs digital ramp values with increments specified in the RAMP_INC_A and RAMP_INC_B registers in place of ADC A and ADC B data, respectively.

- Configure the increment value between two successive steps of the digital ramp in the RAMP_INC_A (address = 0x13) and RAMP_INC_B (address = 0x18) registers, respectively. The digital ramp increments by N + 1, where N is the value configured in these registers.
- Set TP_EN_A = 1, TP_MODE_A = 2 (address = 0x13), TP_EN_B = 1, and TP_MODE_B = 2 (address = 0x18)

7.3.9 ADC Sampling Clock Input

Use a low-jitter external clock with a high slew rate to maximize SNR performance. Operate the ADS921x with a differential or single-ended clock input. Clock amplitude impacts the ADC aperture jitter and, consequently, the SNR. For maximum SNR performance, provide a clock signal with fast slew rates that maximizes swing between VDD_1V8 and GND levels.

Make sure the sampling clock is a free-running continuous clock. The ADC generates a valid output data, data clock, and frame clock t_{PU_SMPL_CLK}, as specified in the *Switching Characteristics* after a free-running sampling clock is applied. When the sampling clock is stopped, the ADC is in power-down and the output data, data clock, and frame clock are invalid.

Figure 7-11 shows a diagram of the differential sampling clock input. For this configuration, connect the differential sampling clock input to the SMPL_CLKP and SMPL_CLKM pins. Figure 7-12 shows a diagram of the single-ended sampling clock input. In this configuration, connect the single-ended sampling clock to SMPL_CLKP and connect SMPL_CLKM to ground.





Figure 7-11. AC-Coupled Differential Sampling Clock

Figure 7-12. Single-Ended Sampling Clock

Figure 6-8 shows the latency from analog input sampling instant to corresponding data MSB output marked by FCLK rising edge. The equations for data output latency depend on the output data frame width and are given in Table 7-11.

Table 7-11. Data Output Latency								
DEVICE	24-BIT DATA FRAME	20-BIT DATA FRAME						
ADS9219	$2 \times t_{SMPL_CLK} + t_{LAT}$	Not supported						
ADS9218	1.83 × t _{SMPL_CLK} + t _{LAT}	Not supported						
ADS9217	1.83 × t _{SMPL_CLK} + t _{LAT}	$2 \times t_{SMPL_CLK} + t_{LAT}$						

1. For t_{LAT}, see the *Switching Characteristics*.



7.4 Device Functional Modes

7.4.1 Reset

Power down the ADS921x with a logic 0 on the RESET pin or write 1b to the RESET field (address 0x00, register bank 0). The device registers are initialized to the default values after reset. Register write operations are not required for initializing the ADS9218.

7.4.2 Power-Down Options

Power down the ADS921x with a logic 0 on the PWDN pin or write 11b to the PD_CH field (address 0xC0, register bank 1). The device registers are initialized to the default values after power-up. Register write operations are not required for initializing the ADS9218.

7.4.3 Normal Operation

In normal operating mode, the ADS921x is powered-up and digitizes the analog inputs at the falling edge of the sampling clock. The ADC outputs the data clock, frame clock, and MSB-aligned, 18-bit conversion result.

7.4.4 Initialization Sequence

The ADS921x register map is initialized with default values on power-up. Table 7-12 lists the steps to enable gain-error calibration (recommended) and change the output data interface. For the ADS9219 only, follow the initialization steps in Table 7-13.

		COMMENT							
STEP NUMBER	BANK	ADDRESS	VALUE[15:0]						
1	1	0x0D	User defined	Enable gain error calibration and select ADC output data format					
2	1	0x33	0x2040	Enable gain error calibration					
3	0	0x04	0x0000 for data frame width = 24 bits and output lanes = 2 0x000B for other combinations of data frame width and output lanes						

Table 7-12. User-Defined Configuration for the ADS9219, ADS9218, and ADS9217

Table 7-13. Initialization Configuration for the ADS9219 Only

	REGISTER							
STEF NUMBER	BANK	ADDRESS	VALUE[15:0]					
1	1	0x0D [9:8]	0x3					
2	1	0x34 [1]	0x1					



7.5 Programming

7.5.1 Register Write

Register write access is enabled by setting SPI_RD_EN = 0b. The 16-bit configuration registers are grouped in three register banks and are addressable with an 8-bit register address. Register bank 1 and register bank 2 are selected for read or write operation by configuring the REG_BANK_SEL bits. Registers in bank 0 are always accessible, irrespective of the REG_BANK_SEL bits. The register addresses in bank 0 are unique and are not used in register banks 1 and 2.

As shown in Figure 7-13, steps to write to a register are:

- 1. Frame 1: Write to register address 0x03 in register bank 0 to select either register bank 1 or bank 2 for a subsequent register write. This frame has no effect when writing to registers in bank 0.
- 2. Frame 2: Write to a register in the bank selected in frame 1. Repeat this step for writing to multiple registers in the same register bank.



Figure 7-13. Register Write

7.5.2 Register Read

Select the desired register bank by writing to register address 0x03 in register bank 0. Register read access is enabled by setting SPI_RD_EN = 1b and SPI_MODE = 1b in register bank 0. As illustrated in Figure 7-14, registers are read using two 24-bit SPI frames after SPI_RD_EN and SPI_MODE are set. The first SPI frame selects the register bank. The ADC returns the 16-bit register value in the second SPI frame corresponding to the 8-bit register address.

As illustrated in Figure 7-14, steps to read a register are:

- 1. Frame 1: With SPI_RD_EN = 0b, write to register address 0x03 in register bank 0 to select the desired register bank for reading.
- 2. Frame 2: Set SPI_RD_EN = 1b and SPI_MODE = 1b in register address 0x00 in register bank 0.
- 3. Frame 3: Read any register in the selected bank using a 24-bit SPI frame containing the desired register address. Repeat this step with the address of any register in the selected bank to read the corresponding register.
- 4. Frame 4: Set SPI_RD_EN = 0 to disable register reads and re-enable register writes.
- 5. Repeat steps 1 through 4 to read registers in a different bank.



SBASA74C - JANUARY 2023 - REVISED APRIL 2025 Frame 1 Frame 2 Frame 3 Frame 4 cs SCLK { addr[23:16] = 0x03, data[15:0] = 0x0002 or { addr[23:16] = 0x00, data[15:0] = 0x0006 } { addr[23:16] = REG ADDR, data[15:0] = 0 } { addr[23:16] = 0x00, data[15:0] = 0x0004 } SDI 0x00103 Register Write for Bank Selection (ADDR = 0x03) Register Write for Read Enable (ADDR = 0x00) Register Read: 8-bit address of register to be read Register Write for Read Disable (ADDR = 0x00) Not Required for Register Bank 0 Hi-Z (when SPI_MODE = 1b) Logic 0 (when SPI MODE = 0b) 16-bit Register Data SDO

Figure 7-14. Register Read

7.5.3 Multiple Devices: Daisy-Chain Topology for SPI Configuration

Figure 7-15 shows a typical connection diagram with multiple devices in a daisy-chain topology.



Figure 7-15. Daisy-Chain Connections for SPI Configuration

The \overline{CS} and SCLK inputs of all ADCs are connected together and controlled by a single \overline{CS} and SCLK pin of the controller, respectively. The SDI input pin of the first ADC in the chain (ADC1) is connected to the peripheral IN controller OUT (PICO) pin of the controller. The SDO output pin of ADC1 is connected to the SDI input pin of ADC2, and so on. The SDO output pin of the last ADC in the chain (ADC4) is connected to the peripheral OUT controller IN (POCI) pin of the controller. The data on the PICO pin passes through ADC1 with a 24-SCLK delay, as long as \overline{CS} is active.

Enable daisy-chain mode after power-up or after the device is reset. Set the daisy-chain length in the DAISY_CHAIN_LEN register to enable daisy-chain mode. The daisy-chain length is the number of ADCs in the chain, excluding ADC1. In Figure 7-15, the DAISY_CHAIN_LEN is 3.

7.5.3.1 Register Write With Daisy-Chain

Writing to registers in daisy-chain configuration requires N \times 24 SCLKs in one SPI frame. Register writes in a daisy-chain configuration containing four ADCs, as illustrated in Figure 7-15, requires 96 SCLKs.

The daisy-chain mode is enabled on power-up or after device reset. Configure the DAISY_CHAIN_LEN field to enable daisy-chain mode. Repeat the waveform in Figure 7-16 N times, where N is the number of ADCs in the daisy chain. Figure 7-17 provides the SPI waveform, containing N SPI frames, for enabling daisy-chain mode for N ADCs.





Figure 7-16. Register Write With Daisy-Chain

 $\mathsf{D}_{\mathsf{ADC1}}[23:0] = \mathsf{D}_{\mathsf{ADC2}}[23:0] = \mathsf{D}_{\mathsf{ADC3}}[23:0] = \mathsf{D}_{\mathsf{ADCN}}[23:0] = \{ \ 0000 \ 0001, \ 0000 \ 00000, \ \mathsf{N-1}, \ 00 \}$



Figure 7-17. Register Write to Configure Daisy-Chain Length

7.5.3.2 Register Read With Daisy-Chain

Figure 7-18 illustrates an SPI waveform for reading registers in daisy-chain configuration. Steps for reading registers from N ADCs connected in daisy-chain are:

- 1. Register read is enabled by writing to the following registers:
 - a. Write to REG_BANK_SEL to select the desired register bank
 - b. Enable register reads by writing SPI_RD_EN = 0b (default on power-up)
- 2. With the register bank selected and SPI_RD_EN = 0b, the controller reads register data by:
 - a. N × 24-bit SPI frame containing the 8-bit register address to be read: N times (0xFE, 0x00, 8-bit register address)
 - b. N × 24-bit SPI frame to read out register data: N times (0xFF, 0xFF, 0xFF)

The 0xFE in step 2a configures the ADC for register read from the specified 8-bit address. At the end of step 2a, the output shift register in the ADC is loaded with register data. The ADC returns the 8-bit register address and corresponding 16-bit register data in step 2b.





Figure 7-18. Register Read With Daisy-Chain Configuration



8 Register Map

8.1 Register Bank 0

	Figure 8-1. Register Bank 0 Map															
ADD	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
00h	RESERVED SPI_MO SPI_RD RES											RESET				
01h				F	RESERVED	C					DAIS	Y_CHAIN	_LEN		RESE	RVED
03h				RESE	RVED							REG_BA	NK_SEL			
04h	RESERVED INIT_1															
06h		-					F	REG_00H_	READBACI	к						

Table 8-1. Register Section/Block Access Type Codes

Access Type	Code	Description					
R	R	Read					
W	W	Write					
R/W	R/W	Read or write					
Reset or Default Value							
-n		Value after reset or the default value					

8.1.2 Register 00h (offset = 0h) [reset = 0h]

	Figure 8-2. Register 00h									
15	14	13	12	11	10	9	8			
	RESERVED									
	W-0h									
7	6	5	4	3	2	1	0			
	•	RESERVED		SPI_MODE	SPI_RD_EN	RESET				
		W-0h			W-0h	W-0h	W-0h			

Figure 8-3. Register 00h Field Descriptions

Bit	Field	Туре	Reset	Description
15-3	RESERVED	W	0h	Reserved. Do not change from the default reset value.
2	SPI_MODE	W	0h	Select between legacy SPI mode and daisy-chain SPI mode for the configuration interface for register access. 0 : Daisy-chain SPI mode 1 : Legacy SPI mode
1	SPI_RD_EN	W	0h	Enable register read access in legacy SPI mode. This bit has no effect in daisy-chain SPI mode. 0 : Register read disabled 1 : Register read enabled
0	RESET	W	Oh	ADC reset control. 0 : Normal device operation 1 : Reset all registers


8.1.3 Register 01h (offset = 1h) [reset = 0h]

Figure 8-4. Register 01h										
15	14	13	9	8						
RESERVED										
R/W-0h										
7	6	5	4	3	2	1	0			
RESERVED		•	RESERVED							
R/W-0h			R/W-0h			R/W-0h				

Figure 8-5. Register 01h Field Descriptions

Bit	Field	Туре	Reset	Description
15-7	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
6-2	DAISY_CHAIN_L EN	R/W	Oh	Configure the number of ADCs connected in daisy-chain for the SPI configuration. 0 : 1 ADC 1 : 2 ADCs 31 : 32 ADCs
1-0	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.

8.1.4 Register 03h (offset = 3h) [reset = 2h]

Figure 8-6. Register 03h										
15	14	13	12	11	10	9	8			
	RESERVED									
R/W-0h										
7	6	5	4	3	2	1	0			
REG_BANK_SEL										
	R/W-2h									

Figure 8-7. Register 03h Field Descriptions

Bit	Field	Туре	Reset	Description
15-8	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
7-0	REG_BANK_SEL	R/W	2h	Register bank selection for read and write operations. 0 : Select register bank 0 2 : Select register bank 1 16 : Select register bank 2



8.1.5 Register 04h (offset = 4h) [reset = 0h]



Figure 8-9. Register 04h Field Descriptions

Bit	Field	Туре	Reset	Description
3-0	INIT_1	R/W	0h	INIT_1 field for device initialization. Write 1011b during the initialization sequence. Write 0000b for normal operation.

8.1.6 Register 06h (offset = 6h) [reset = 2h]

Figure 8-10. Register 06h										
15	14	14 13 12 11 10 9								
REG_00H_READBACK										
R-0h										
7	6	5	4	3	2	1	0			
REG_00H_READBACK										
			R-	5h						

Figure 8-11. Register 06h Field Descriptions

Bit	Field	Туре	Reset	Description					
15-0	REG_00H_READ BACK	R	2h	This register is a copy of the register address 0x00 for readback. The register address 0x00 is write-only. The default readback value is 2h because SPI_RD_EN in address 0x00 is required to be set to 1 for register reads.					



8.2 Register Bank 1

					•	gaio	• • • • •				٣					
ADD	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0Dh	RESE	RVED	DATA_F ORMAT	I	RESERVED	1	LAT	_INC	GE_CAL _EN1	OSR_EN		0	SR		RESE	RVED
101							I	RESERVED	C							HI_FRE
10h																Q
12h						RESE	RVED						XOR_EN	D	AIA_LANE	S
13h	RESERVED									RAMP_INC_A TP_MODE_CHA			DE_CHA	TP_EN_ CHA	RESERV ED	
14h								TP	0_A							
15h				TP	1_A							TP	0_A			
16h								TP	1_A							
18h	RESERVED								RAMP	_INC_B		TP_MOI	DE_CHB	TP_EN_ CHB	RESERV ED	
19h	TP0_B															
1Ah				TP	1_B				TP0_B							
1Bh	TP1_B															
33h	RESE	RVED	GE_CAL _EN3			RESE	RVED			GE_CAL _EN2			RESE	RVED		
34h					F	RESERVED)					LAT_EN		RESE	RVED	
90h	RESERV ED	TS_LD							RESE	RVED						
91h			RESE	RVED						TE	MPERATU	JRE_SENS	OR			
C0h	F	RESERVE	D	CLK1	OSR_	INIT1		OSR_CLK				RESERVE	D		PD	СН
C1h		RESE	RVED		PD_REF	RESE	RVED	DATA_R ATE		1		RESERVE	C		1	CLK2
C4h					RESE	RVED		1	1		OSR	_INIT2	RESE	RVED	OSR_INI T3	PD_CHI P
C5h	RESE	RVED	HI_FRE Q_EN	I	RESERVED	I	CLK3	RESE	RVED	RD_	CLK	RESERV ED	CL	K4	RESE	RVED
FBh						RESE	RVED						NCO_SY SREF	XOR_M ODE	CLK5	MIXER_ EN
FCh							NC	O_PHASE	_COUNT[1	5:0]			-		•	
FDh			N	CO_FREC	UENCY[7:0]					NC	O_PHASE_	COUNT[23	3:16]		
FEh							N	CO_FREQ	UENCY[23	:8]						
L																

Figure 8-12. Register Bank 1 Map

Table 8-2. Register Section/Block Access Type Codes

Access Type	Code	Description					
R	R	Read					
W	W	Write					
R/W	R/W	Read or write					
Reset or Default Value							
-n		Value after reset or the default value					



8.2.1 Register 0Dh (offset = Dh) [reset = 2002h]

15	14	13	12	11	10	9	8			
RESERVED		DATA_FORMAT		RESERVED	LAT_INC					
R/W-0h		R/W-1h		R/W-0h	R/W-0h					
7	6	5	4	3	1	0				
GE_CAL_EN1	OSR_EN		0	RESERVED						
R/W-0h	R/W-0h		R/W-0h R/W-2h							

Figure 8-13. Register 0Dh

Figure 8-14. Register 0Dh Field Descriptions

Bit	Field	Туре	Reset	Description
15-14	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
13	DATA_FORMAT	R/W	1h	Select data format for the ADC conversion result. 0 : Straight binary format 1 : Two's-complement format
12-10	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
9-8	LAT_INC	R/W	Oh	For ADS9219, set this field to 11b for optimum INL performance.
7	GE_CAL_EN1	R/W	0h	Global control for gain error calibration. 0 : Gain error calibration disabled for all channels 1 : Gain error calibration enabled for all channels
6	OSR_EN	R/W	0h	Control for data averaging depth. 0 : Data averaging disabled 1 : Data averaging enabled
5-2	OSR	R/W	0h	Control for enabling data averaging. 0 : 2 samples averaged 1 : 4 samples averaged 2 : 8 samples averaged 3 : 16 samples averaged
1-0	RESERVED	R/W	2h	Reserved. Do not change from the default reset value.

8.2.2 Register 10h (offset = 10h) [reset = 0h]

Figure 8-15. Register 10h										
15	14 13 12 11 10 9					8				
	RESERVED									
	R/W-0h									
7	6	5	4	3	2	1	0			
RESERVED										
			R/W-0h				R/W-0h			

Figure 8-16. Register 10h Field Descriptions

Bit	Field	Туре	Reset	Description
15-1	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
0	HI_FREQ	R/W	Oh	Analog input fast slew rate control 0: Normal slew rate 1: Fast slew rate. Fast analog input control enabled. Recommended for input frequencies >2MHz.See also HI_FREQ_EN.



8.2.3 Register 12h (offset = 12h) [reset = 2h]

Figure 8-17. Register 12h									
15	15 14 13 12 11 10 9 8								
	RESERVED								
	R/W-0h								
7	6	5	4	3	2	1	0		
	RESERVED XOR_EN DATA_LANES								
	R/W	/-0h		R/W-0h		R/W-2h			

Bit	Field	Туре	Reset	Description
15-4	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
3	XOR_EN	R/W	Oh	Enables XOR operation on ADC conversion result. 0 : XOR operation is disabled 1 : ADC conversion result is bit-wise XOR with the PRBS bit by default
2-0	DATA_LANES	R/W	2h	 Selects the number of output data lanes and number of data bits per output lane. 0 : ADC A and B data output on DOUTA and DOUTB respectively; 20 bits per ADC. 2 : ADC A and B data output on DOUTA and DOUTB respectively; 24 bits per ADC. 5 : ADC A and B data output on DOUTA; 20 bits per ADC. 7 : ADC A and B data output on DOUTA; 24 bits per ADC.

Figure 8-18. Register 12h Field Descriptions



8.2.4 Register 13h (offset = 13h) [reset = 0h]

Figure 8-19. Register 13h									
15	15 14 13 12 11 10 9 8								
	RESERVED								
	R/W-0h								
7	6	5	4	3	2	1	0		
	RAMP_INC_A TP_MODE_A TP_EN_A RESERVED								
	R/V	V-0h		R/W	/-0h	R/W-0h	R/W-0h		

Figure 8-20. Register 13h Field Descriptions

Bit	Field	Туре	Reset	Description
15-8	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
7-4	RAMP_INC_A	R/W	0h	Increment value for the ramp pattern output. The output ramp increments by N+1, where N is the value configured in this register.
3-2	TP_MODE_A	R/W	Oh	Select digital test pattern for ADC A. 0 : Fixed pattern from the TP0_A register 1 : Fixed pattern from the TP0_A register 2 : Digital ramp output 3 : Alternate fixed pattern output from the TP0_A and TP1_A registers
1	TP_EN_A	R/W	Oh	 Enable digital test pattern for data corresponding to ADC A. 0 : Data output is the ADC conversion result 1 : Data output is the digital test pattern for ADC A
0	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.

8.2.5 Register 14h (offset = 14h) [reset = 0h]

Figure 8-21. Register 14h										
15	15 14 13 12 11 10 9 8									
	TP0_A[15:0]									
	R/W-0h									
7	6	5	4	3	2	1	0			
TP0_A[15:0]										
			R/W	/-0h						

Figure 8-22. Register 14h Field Descriptions

		J · · ·	- J	
Bit	Field	Туре	Reset	Description
15-0	TP0_A[15:0]	R/W	0h	Lower 16 bits of test pattern 0



8.2.6 Register 15h (offset = 15h) [reset = 0h]

Figure 8-23. Register 15h										
15	15 14 13 12 11 10 9 8									
	TP1_A[7:0]									
	R/W-0h									
7	6	5	4	3	2	1	0			
TP0_A[23:16]										
			R/W	/-0h						

Figure 8-24. Register 15h Field Descriptions

Bit	Field	Туре	Reset	Description
15-8	TP1_A[7:0]	R/W	0h	Lower eight bits of test pattern 1
7-0	TP0_A[23:16]	R/W	0h	Upper eight bits of test pattern 0

8.2.7 Register 16h (offset = 16h) [reset = 0h]

Figure 8-25. Register 16h										
15	15 14 13 12 11 10 9 8									
	TP1_A[23:8]									
	R/W-0h									
7	6	5	4	3	2	1	0			
TP1_A[23:8]										
			R/W	/-0h						

Figure 8-26. Register 16h Field Descriptions

Bit	Field	Туре	Reset	Description				
15-0	TP1_A[23:8]	R/W	0h	Upper 16 bits of test pattern 1				



8.2.8 Register 18h (offset = 18h) [reset = 0h]

Figure 8-27. Register 18h									
15	15 14 13 12 11 10 9 8								
	RESERVED								
	R/W-0h								
7	6	5	4	3	2	1	0		
	RAMP_INC_B TP_MODE_B TP_EN_B RESERVED								
	R/W	/-0h		R/W	/-0h	R/W-0h	R/W-0h		

Figure 8-28. Register 18h Field Descriptions

Bit	Field	Туре	Reset	Description
15-8	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
7-4	RAMP_INC_B	R/W	Oh	Increment value for the ramp pattern output. The output ramp increments by N+1, where N is the value configured in this register.
3-2	TP_MODE_B	R/W	Oh	Select digital test pattern for ADC B. 0 : Fixed pattern from the TP0_B register 1 : Fixed pattern from the TP0_B register 2 : Digital ramp output 3 : Alternate fixed pattern output from the TP0_B and TP1_B registers
1	TP_EN_B	R/W	Oh	Enable digital test pattern for data corresponding to ADC B. 0 : Data output is the ADC conversion result 1 : Data output is the digital test pattern
0	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.

8.2.9 Register 19h (offset = 19h) [reset = 0h]

Figure 8-29. Register 19h									
15	15 14 13 12 11 10 9 8								
	TP0_B[15:0]								
	R/W-0h								
7	6	5	4	3	2	1	0		
TP0_B[15:0]									
			R/W	/-0h					

Figure 8-30. Register 19h Field Descriptions

			- J	
Bit	Field	Туре	Reset	Description
15-0	TP0_B[15:0]	R/W	0h	Lower 16 bits of test pattern 0



8.2.10 Register 1Ah (offset = 1Ah) [reset = 0h]

	Figure 8-31. Register 1Ah									
15	15 14 13 12 11 10 9 8									
	TP1_B[7:0]									
	R/W-0h									
7	6	5	4	3	2	1	0			
TP0_B[23:16]										
			R/W	/-0h						

Figure 8-32. Register 1Ah Field Descriptions

Bit	Field	Туре	Reset	Description
15-8	TP1_B[7:0]	R/W	0h	Lower eight bits of test pattern 1
7-0	TP0_B[23:16]	R/W	0h	Upper eight bits of test pattern 0



8.2.11 Register 33h (offset = 33h) [reset = 0h]

	rigare e cer regieter cen								
15	14	13	12 11 10 9 8						
RESERVED		GE_CAL_EN3	RESERVED						
R/V	V-0h	R/W-0h	R/W-0h						
7	6	5	4	3	2	1	0		
RESERVED	GE_CAL_EN2		RESERVED						
R/W-0h	R/W-0h			R/W	/-0h				

Figure 8-33. Register 33h

Figure 8-34. Register 33h Field Descriptions

Bit	Field	Туре	Reset	Description
15-14	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
13	GE_CAL_EN3	R/W	0h	Global control for gain error calibration. 0 : Gain error calibration disabled for all channels 1 : Gain error calibration enabled for all channels
12-7	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
6	GE_CAL_EN2	R/W	0h	Global control for gain error calibration. 0 : Gain error calibration disabled for all channels 1 : Gain error calibration enabled for all channels
5-0	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.

8.2.12 Register 34h (offset = 34h) [reset = 0h]

Figure 8-35. Register 34h									
15	14	13	12	11	10	9	8		
	RESERVED								
	R/W-0h								
7	6	5	4	3	2	1	0		
RESERVED LAT_EN RESERVED									
	R/W-0h		R/W-0h		R/W	/-0h			

Figure 8-36. Register 34h Field Descriptions

Bit	Field	Туре	Reset	Description
15-5	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
4	LAT_EN	R/W	0h	For ADS9219, set this field to 11b for optimum INL performance.
3-0	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.



8.2.13 Register 90h (offset = 90h) [reset = 0h]

Figure 8-37. Register 90h									
15	14	13	13 12 11 10 9 8						
RESERVED	TS_LD		•	RESE	RVED				
R/W-0h	R/W-0h		R/W-0h						
7	6	5	4	3	2	1	0		
RESERVED									
			R/V	/-0h					

Figure 8-38. Register 90h Field Descriptions

Bit	Field	Туре	Reset	Description
15	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
14	TS_LD	R/W	0h	Trigger to load temperature sensor output in address 0x91. Transition from 0 to 1 if this bit triggers the data load operation.
13-0	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.

8.2.14 Register 91h (offset = 91h) [reset = 00h]

Figure 8-39. Register 91h													
15	15 14 13 12 11 10 9 8												
RESERVED TEMPERATURE_SENSOR													
R/W-0h R/W-0h													
7	6	5	4	3	2	1	0						
TEMPERATURE_SENSOR													
			R/W	/-0h	R/W-0h								

Figure 8-40. Register 91h Field Descriptions							
Bit	Field	Туре	Reset	Description			
15-10	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.			
9-0	TEMPERATURE_ SENSOR	R/W	0h	10-bit temperature sensor output. See the <i>Temperature Sensor</i> section.			



8.2.15 Register C0h (offset = C0h) [reset = 0h]

15	14	13	12	11	10	9	8		
RESERVED			CLK1	OSR_	_INIT1	OSR_CLK			
	R/W-0h			R/W-0h R/W-0h R/W-			V-0h		
7	6 5 4			3	2	1	0		
OSR_CLK	RESERVED PD_CH					_CH			
R/W-0h	R/W-0h R/W-0h						V-0h		

Figure 8-41. Register C0h

Figure 8-42. Register C0h Field Descriptions

Bit	Field	Туре	Reset	Description
15-13	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
12	CLK1	R/W	0h	Selects the clock configuration based on output data-lanes. 0 : Configuration for DATA_LANES = 0 or 2 1 : Configuration for DATA_LANES = 5 or 7
11-10	OSR_INIT1	R/W	0h	Initialization for data averaging. 0 : Configuration for disabling data averaging 1 : Configuration for enabling data averaging
9-7	OSR_CLK	R/W	0h	Data output clock configuration for data averaging. See Table 7-4 for more details.
6-2	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
1-0	PD_CH	R/W	0h	Power-down control for the analog input channels. 0 : Normal operation 1 : ADC A powered down 2 : ADC B powered down 3 : ADC A and B powered down



8.2.16 Register C1h (offset = C1h) [reset = 0h]

15	14	13	12	11	10	9	8			
	RESERVED PD_REF RESERVED									
	R/M	V-0h		R/W-0h	R/W-0h		R/W-0h			
7	6	5	4	3	2	1	0			
RESERVED										
			R/W-0h				R/W-0h			

Figure 8-43. Register C1h

Figure 8-44. Register C1h Field Descriptions

Bit	Field	Туре	Reset	Description
15-12	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
11	PD_REF	R/W	0h	 ADC reference voltage source selection. 0 : Internal reference enabled. 1 : Internal reference disabled. Connect the external reference voltage to the REFIO pin.
10-9	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
8	DATA_RATE	R/W	0h	Select data rate for the data interface. 0 : Double data rate (DDR) 1 : Single data rate (SDR)
7-1	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
0	CLK2	R/W	0h	Select data rate for the data interface. 0 : Configuration for DATA_LANES = 2 or 7 1 : Configuration for DATA_LANES = 0 or 5

8.2.17 Register C4h (offset = C4h) [reset = 0h]

Figure 8-45. Register C4h									
15	14	13	12	11	10	9	8		
			RESE	RVED					
	R/W-0h								
7	6	5	4	3	2	1	0		
RESERVED OSR_INIT2 RESERVED OSR_INIT3 PI					PD_CHIP				
R/W	V-0h	R/W	/-0h	R/W	/-0h	R/W-0h	R/W-0h		

Figure 8-46. Register C4h Field Descriptions

Bit	Field	Туре	Reset	Description
15-6	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
5-4	OSR_INIT2	R/W	0h	Initialization for data averaging. 0 : Configuration for disabling data averaging 2 : Configuration for enabling data averaging
3-2	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
1	OSR_INIT3	R/W	0h	Initialization for data averaging. 0 : Configuration for disabling data averaging 1 : Configuration for enabling data averaging
0	PD_CHIP	R/W	0h	Full chip power-down control. 0 : Normal device operation 1 : Full device powered-down

Copyright © 2025 Texas Instruments Incorporated



8.2.18 Register C5h (offset = C5h) [reset = 0h]

			0	0						
15	14	13	12	11	10	9	8			
RESE	RVED	HI_FREQ_EN	RESERVED CLK3 RESERVED				RESERVED			RESERVED
R/W	/-0h	R/W-0h		R/W-0h R/W-0h R/W						
7	6	5	4	3	2	1	0			
RESERVED	RD_	CLK	RESERVED CLK4 RESERV			RVED				
R/W-0h	R/V	V-0h	R/W-0h	R/W	/-0h	R/W	/-0h			

Figure 8-47. Register C5h

Figure 8-48. Register C5h Field Descriptions

Bit	Field	Туре	Reset	Description
15-14	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
13	HI_FREQ_EN	R/W	0h	Fast analog input slew rate enable. 0: Normal slew rate 1: Fast analog input control enabled. Recommended for input frequencies >2MHz. See also HI_FREQ.
12-10	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
9	CLK3	R/W	0h	Select data rate for the data interface. 0 : Configuration for DATA_LANES = 0 or 2 1 : Configuration for DATA_LANES = 5 or 7
8 - 7	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
6-5	RD_CLK	R/W	0h	Data output clock control for data averaging. See Data Averaging for more details.
4	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
3 - 2	CLK4	R/W	0h	Clock configuration for ADS9217. See the <i>Data Interface</i> section for details. Not applicable for ADS9219 and ADS9218. 0 : 24-bit 2-lane mode 3 : all other modes
1 - 0	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.

Copyright © 2025 Texas Instruments Incorporated



8.2.19 Register FBh (offset = FBh) [reset = 0h]

	Figure 8-49. Register FBh									
15	14	13	12	11	10	9	8			
	RESERVED									
	R/W-0h									
7	6	5	4	3	2	1	0			
	RESE	RVED	NCO_SYSREF	XOR_MODE	CLK5	MIXER_EN				
	R/W	V-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h			

Figure 8-50. Register FBh Field Descriptions

Bit	Field	Туре	Reset	Description
15-4	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
3	NCO_SYSREF	R/W	0h	Set to 1b when applying periodic pulses on the SMPL_SYNC pin. 0: Synchronize the NCO with one pulse on the SMPL_SYNC pin. 1: Synchronize the NCO with the first pulse on the SMPL_SYNC pin when using periodic pulses.
2	XOR_MODE	R/W	Oh	Selects the bit with which the ADC output data is XORed when XOR output mode is enabled. 0 : PRBS bit is output after the ADC LSB. ADC output data is XORed with the PRBS bit. 1 : ADC output data is XORed with the LSB of the conversion result.
1	CLK5	R/W	0h	Clock configuration for the ADS9219 and ADS9218. See the <i>Data Interface</i> section for details. Not applicable for the ADS9217. 0 : 24-bit 2-lane SDR and DDR modes 1 : 24-bit 1-lane SDR and DDR modes
0	MIXER_EN	R/W	Oh	0: Digital down converter disabled 1: Digital down converter enabled



8.2.20 Register FCh (offset = FCh) [reset = 0h]



Figure 8-52. Register FCh Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	NCO_PHASE_CO UNT[15:0]	R/W	0h	Lower 15 bits of the NCO phase count. See the <i>Digital Down Converter</i> section.

8.2.21 Register FDh (offset = FDh) [reset = 0h]

Figure 8-53. Register FDh								
15	14	14 13 12 11 10 9				9	8	
NCO_FREQUENCY								
R/W-0h								
7	7 6 5 4 3 2 1 0						0	
NCO_PHASE_COUNT								
R/W-0h								

Figure 8-54. Register FDh Field Descriptions

D:4	Field	Turne	Beest	Description
Bit	Field	туре	Reset	Description
15-8	NCO_FREQUEN CY[7:0]	R/W	0h	Lower eight bits of the NCO phase count. See the <i>Digital Down Converter</i> section.
7-0	NCO_PHASE_CO UNT[23:16]	R/W	0h	Higher eight bits of the NCO phase count. See the <i>Digital Down Converter</i> section.



8.2.22 Register FEh (offset = FEh) [reset = 0h]

Figure 8-55. Register FEh								
15	14 13 12 11 10 9 8							
NCO_FREQUENCY								
R/W-0h								
7	7 6 5 4 3 2 1 0							
NCO_FREQUENCY								
R/W-0h								

Figure 8-56. Register FEh Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	NCO_FREQUEN CY	R/W	0h	Higher 16 bits of the NCO phase count. See the <i>Digital Down Converter</i> section.



8.3 Register Bank 2

Figure 8-57. Register Bank 2 Map																
ADD	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1Ch	RESERVED					CL	K6			RESE	RVED					

Table 8-3. Register Section/Block Access Type Codes

Access Type	Code	Description			
R	R	Read			
W	W	Write			
R/W	R/W	Read or write			
Reset or Default Value					
-n		Value after reset or the default value			

8.3.1 Register 1Ch (offset = 1Ch) [reset = 0h]

Figure 8-58. Register 1Ch								
15	14	13 12		11	10	9	8	
RESERVED								
R/W-0h								
7	6	5	4	3	2	1	0	
CL	CLK6 RESERVED							
R/W	V-0h	Oh R/W-0h						

Figure 8-59. Register 1Ch Field Descriptions

Bit	Field	Туре	Reset	Description
15-8	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
7-6	CLK6	R/W	Oh	Clock configuration for ADS9217. See the <i>Data Interface</i> section for details. Not applicable for the ADS9219 and ADS9218. 0 : 24-bit 2-lane mode 3 : all other modes
5-0	RESERVED	R/W	Oh	Reserved. Do not change from the default reset value.



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The ADS921x features an integrated ADC driver, low-latency, high-speed, low AC and DC errors, and low temperature drift. These features make the ADS921x a high-performance signal-chain for applications where precision measurements with low-latency are required. The following section gives an example circuit and recommendations for using the ADS921x device family in a data acquisition (DAQ) system.

9.2 Typical Applications

9.2.1 Data Acquisition (DAQ) Circuit for ≤20kHz Input Signal Bandwidth

Figure 9-1 shows a 2-channel signal chain with minimum external components. This signal-chain significantly reduces solution size by driving the ADS921x with the 2-channel, fully differential amplifier (FDA) THS4552.



Figure 9-1. Data Acquisition (DAQ) Circuit for ≤20kHz Input Signal Bandwidth

9.2.1.1 Design Requirements

Table 9-1 lists the parameters for this typical application.

PARAMETER	VALUE					
SNR	≥ 92dB					
THD	≤ –110dB					
Input signal frequency	≤ 20kHz					



9.2.1.2 Detailed Design Procedure

Use the procedure discussed in this section for any ADS921x application circuit.

- All ADS921x applications require the supply decoupling as provided in the *Power Supply Recommendations* section.
- Make sure the values provided in this section meet the maximum throughput and input signal frequency design requirements given. Use a lower bandwidth signal chain when lower noise performance is required.

9.2.1.3 Application Curves

The following figures show the SNR and INL performance for the circuit in Figure 9-1, respectively.





9.2.2 Data Acquisition (DAQ) Circuit for ≤100kHz Input Signal Bandwidth

Figure 9-4 shows a 2-channel signal chain with minimum external components. This signal-chain significantly reduces solution size by driving the ADS921x with the 2-channel, fully differential amplifier (FDA) THS4552.



Figure 9-4. Data Acquisition (DAQ) Circuit for ≤100kHz Input Signal Bandwidth

9.2.2.1 Design Requirements

Table 9-2 lists the parameters for this typical application.

Table 9-2. Design Parameters

PARAMETER	VALUE
SNR	≥ 91dB
THD	≤ -110dB
Input signal frequency	≤ 100kHz



9.2.2.2 Application Curves

The following figures show the FFT plots for the circuit in Figure 9-4.



9.2.3 Data Acquisition (DAQ) Circuit for ≤1MHz Input Signal Bandwidth

Figure 9-7 shows a 2-channel solution with minimum external components. This signal-chain significantly reduces signal-chain size by driving the ADS9219 with the THS4541, which enables low-distortion performance with low power over wide signal bandwidth.



Figure 9-7. Data Acquisition (DAQ) Circuit for ≤1MHz Input Signal Bandwidth



9.2.3.1 Design Requirements

Table 9-3 lists the parameters for this typical application.

Table 9-3. Design Parameters

PARAMETER	VALUE
SNR	≥ 80dB
THD	≤ -100dB
Input signal frequency	≤ 1MHz

9.2.3.2 Application Curves

The following figures show the FFT plots for the circuit in Figure 9-7.





9.3 Power Supply Recommendations

The ADS921x has three independent power supplies, AVDD_5V and VDD_1V8. The AVDD_5V supply provides power to the ADC driver. The VDD_1V8 provides power to the analog circuits and the digital interface. Set the AVDD_5 and VDD_1V8 supplies independently to voltages within the permissible range. Figure 9-10 shows how to decouple the power supplies.



Figure 9-10. Power-Supply Decoupling



9.4 Layout

9.4.1 Layout Guidelines

Figure 9-11 shows a board layout example for the ADS921x. Avoid crossing digital lines with the analog signal path and keep the analog input signals and the reference signals away from noise sources. Use 0.1µF ceramic bypass capacitors in close proximity to the analog (AVDD_5V and VDD_1V8), and digital (VDD_1V8) power-supply pins. Avoid placing vias between the power-supply pins and the bypass capacitors. Place the reference decoupling capacitor close to the device REFIO and REFM pins. Avoid placing vias between the REFIO pin and the bypass capacitors. Connect the GND and REFM pins to a ground plane using short, low-impedance paths.

9.4.2 Layout Example



Figure 9-11. Example Layout



10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, REF70 2 ppm/°C Maximum Drift, 0.23 ppm_{p-p} 1/f Noise, Precision Voltage Reference, data sheet
- Texas Instruments, THS4552 Dual-Channel, Low-Noise, Precision, 150-MHz, Fully Differential Amplifier, data sheet
- Texas Instruments, THS4541 Negative Rail Input, Rail-to-Rail Output, Precision, 850-MHz Fully Differential Amplifier, data sheet

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

Copyright © 2025 Texas Instruments Incorporated



11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision B (May 2024) to Revision C (April 2025)	Page
•	Changed ADS9217 and ADS9219 status to Production Data	1
•	Changed Wide input bandwidth bullet in Features	1
•	Added Device Comparison Table	3
•	Added Sampling Edge to Corresponding Data MSB Output Timing diagram	12
•	Changed timing diagrams to correct polarity of FCLKP with respect to SMPL_CLKP	12
•	Changed REFIO Voltage vs Temperature, AVDD_5V Current vs Temperature, VDD_1V8 Current vs	
	Temperature figures	15
•	Added Typical DNL curve and changed THD from -111.5dB to -118dB in condition statement of Typic	al FFT
	for $f_{IN} = 2kHz$ and Typical FFT for $f_{IN} = 100kHz$ curves	17
•	Changed power consumption value from 187mW/ch to 230mW/ch in Overview section	20
•	Changed Transfer Characteristics table	21
•	Changed Data Averaging section	23
•	Added OSR_RD (0xC5[6:5]) register row to Decimation Settings for the DDC table	24
•	Changed Register Map Settings for Output Data Interface for the ADS9219 and ADS9218 table and c	hanged
	Data Interface subsections	26
•	Changed Data Frame Width Composition With PRBS XOR Enabled figure	27
•	Changed IOVDD to VDD_1V8 and Single-Ended Sampling Clock figure and Data Output Latency tabl	e in
	ADC Sampling Clock Input	30
•	Changed Reset section	31
•	Changed Power-Down Options section	31
•	Changed Initialization Sequence section	<mark>31</mark>
•	Changed 0Dh, 33h, C5h registers, added 10h, 34h registers, deleted F4h, F6h registers	39
•	Changed descriptions for XOR_EN and DATA_LINES in register 12 of register bank 1	39
•	Changed Register Bank 2	54
•	Changed Application Curves section in Data Acquisition (DAQ) Circuit for ≤20kHz Input Signal Bandw	idth
	application	<mark>56</mark>
•	Changed Typical FFT at 10MSPS/Channel: ADS9218 figure in Application Curves section	58
•	Changed SNR value from90.6dB to 93.3dB in Typical FFT at 10MSPS/Channel: ADS9218	
	condition statement	59
•	Changed Power Supply Recommendations section	<mark>60</mark>
•	Changed Example Layout figure	<mark>61</mark>

CI	Changes from Revision A (April 2024) to Revision B (May 2024)					
•	Changed ADS9218 from Advance Information to Production Data	1				

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



12.1 Mechanical Data



NOTES:

All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

www.ti.com



EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

www.ti.com

RHA0040C



EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
ADS9218RHAR	Active	Production	VQFN (RHA) 40	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS9218
ADS9219RHAR	Active	Production	VQFN (RHA) 40	4000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS9219
PADS9219RHAR	Active	Preproduction	VQFN (RHA) 40	4000 LARGE T&R	-	Call TI	Call TI	-40 to 125	

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions	are nominal
-----------------	-------------

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS9218RHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

20-Dec-2024



*All dimensions are nominal

Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS9218RHAR	VQFN	RHA	40	2500	367.0	367.0	35.0

RHA 40

6 x 6, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





RHA0040H



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



RHA0040H

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.


RHA0040H

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated