

16-Bit, 250kSPS, Serial, CMOS, Sampling ANALOG-TO-DIGITAL CONVERTER

Check for Samples: [ADS8519](#)

FEATURES

- 0V to 8.192V, ± 5 V, and ± 10 V Input Ranges
- 93dB SNR with 20kHz Input
- ± 1.5 LSB Max INL
- ± 1 LSB Max DNL; 16 Bits, No Missing Codes
- SPI™-Compatible Serial Output with Daisy-Chain (TAG) Feature and 3-State Bus
- 5V Analog Supply, 1.65V to 5.25V I/O Supply
- Pinout Similar to 16-Bit [ADS7809](#) (Low-Speed) and 12-Bit [ADS7808](#) and [ADS8508](#)
- No External Precision Resistors Required
- Uses Internal or External Reference
- 110mW Typ Power Dissipation at 250kSPS
- 28-Pin SSOP Package
- Simple DSP Interface

APPLICATIONS


- Industrial Process Control
- Data Acquisition Systems
- Digital Signal Processing
- Medical Equipment
- Instrumentation

DESCRIPTION

The ADS8519 is a complete 16-bit sampling analog-to-digital (A/D) converter using state-of-the-art CMOS structures. It contains a complete 16-bit, capacitor-based, successive approximation register (SAR) A/D converter with sample-and-hold, reference, clock, and a serial data interface. Data can be output using the internal clock or synchronized to an external data clock. The ADS8519 also provides an output synchronization pulse for ease-of-use with standard DSP processors.

The ADS8519 is specified at a 250kSPS sampling rate over the full temperature range. Internal precision resistors provide various input ranges including ± 10 V, ± 5 V, and 0V to 8.192V, while the innovative design allows operation from a single 5V supply with power dissipation under 125mW.

The ADS8519 is available in a 28-pin SSOP package, and is fully specified for operation over the industrial -40°C to $+85^{\circ}\text{C}$ temperature range.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI is a trademark of Motorola, Inc.

All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2007–2010, Texas Instruments Incorporated



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION⁽¹⁾

PRODUCT	MINIMUM INL (LSB)	NO MISSING CODES	MINIMUM SINAD (dB)	SPECIFIED TEMPERATURE RANGE	PACKAGE-LEAD	PACKAGE DESIGNATOR	ORDERING NUMBER	TRANSPORT MEDIA, QTY
ADS8519IB	±1.5	16-Bit	90	–40°C to +85°C	SSOP-28	DB	ADS8519IBDB	Tube, 50
							ADS8519IBDBR	Tape and Reel, 2000
ADS8519I	±3	15-Bit	87	–40°C to +85°C	SSOP-28	DB	ADS8519IDB	Tube, 50
							ADS8519IDBR	Tape and Reel, 2000

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS^{(1) (2)}

Over operating free-air temperature range (unless otherwise noted).

		UNIT
Analog inputs	R _{1IN}	±25V
	R _{2IN}	±25V
	R _{3IN}	±25V
	REF	+V _{ANA} + 0.3V to AGND2 – 0.3V
Ground voltage differences	DGND, AGND2	±0.3V
	V _{ANA}	6V
	V _{DIG}	6V
Digital inputs		–0.3V to +V _{DIG} + 0.3V
Internal power dissipation		700mW
Maximum junction temperature		+165°C
Lead temperature (soldering, 10s)		+300°C

- (1) Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.

ELECTRICAL CHARACTERISTICS

At T_A = –40°C to +85°C, f_s = 250kSPS, and V_{DIG} = V_{ANA} = 5V, using internal reference (unless otherwise specified).

PARAMETER	TEST CONDITIONS	ADS8519I			ADS8519IB			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
Resolution				16			16	Bits
ANALOG INPUT								
Voltage ranges ⁽¹⁾								
Impedance ⁽¹⁾								
Capacitance			50			50		pF
THROUGHPUT SPEED								
Conversion cycle time	Acquire and convert			4			4	μs
Throughput rate		250			250			kSPS

(1) ±10V, ±5V, 0V to 8.192V, etc. (see [Table 2](#))

ELECTRICAL CHARACTERISTICS (continued)

At $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $f_s = 250\text{kSPS}$, and $V_{\text{DIG}} = V_{\text{ANA}} = 5\text{V}$, using internal reference (unless otherwise specified).

PARAMETER		TEST CONDITIONS	ADS8519I			ADS8519IB			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
DC ACCURACY										
INL	Integral linearity error			−3		3	−1.5		1.5	LSB ⁽²⁾
DNL	Differential linearity error			−2		2	−1		1	LSB
		No missing codes		15			16			Bits
		Transition noise ⁽³⁾		0.67			0.67			LSB
	Full-scale error ^{(4) (5)}	±10V range	Internal reference	−0.5		0.5	−0.25		0.25	%FSR
		All other ranges	Internal reference	−0.5	−0.05	0.5	−0.5	−0.05	0.5	
		Full-scale error drift	Internal reference	±7			±7			ppm/°C
	Full-scale error ^{(4) (5)}	±10V range	External reference	−0.05	0.003	0.05	−0.05	0.003	0.05	%FSR
		All other ranges	External reference	−0.5		0.5	−0.5		0.5	
		Full-scale error drift	External reference	±2			±2			ppm/°C
		Bipolar zero error ⁽⁴⁾		−4		4	−2		2	mV
		Bipolar zero error drift		±2			±2			ppm/°C
Unipolar zero error ⁽⁴⁾	8.192V			−20	6	20	−20	6	20	mV
		Unipolar zero error drift		±0.4			±0.4			ppm/°C
		Recovery to rated accuracy after power down	1μF capacitor to CAP	1			1			ms
		Power supply sensitivity (V _{DIG} = V _{ANA} = V _D)	+4.75V < V _D < +5.25V	−8		8	−8		8	LSB
AC ACCURACY										
SFDR	Spurious-free dynamic range		f _i = 20kHz	95	100		97	100		dB ⁽⁶⁾
THD	Total harmonic distortion		f _i = 20kHz		−96	−94		−98	−96	dB
SINAD	Signal-to-(noise+distortion)		f _i = 20kHz	87	91		90	92		dB
			−60dB Input		30			32		dB
SNR	Signal-to-noise ratio		f _i = 20kHz	88	92		91	93		dB
		Full-power bandwidth ⁽⁷⁾		500			500			kHz
SAMPLING DYNAMICS										
		Aperture delay		5			5			ns
		Transient response	FS step	2			2			μs
		Overvoltage recovery ⁽⁸⁾		150			150			ns
REFERENCE										
		Internal reference voltage	No load	4.076	4.096	4.116	4.076	4.096	4.116	V
		Internal reference source current (must use external buffer)		1			1			μA
		Internal reference drift		8			8			ppm/°C
		External reference voltage range for specified linearity		3.9	4.096	4.2	3.9	4.096	4.2	V
		External reference current drain	External 4.096V ref.	100			100			μA

(2) LSB means Least Significant Bit. For the ±10V input range, one LSB is 305μV.

(3) Typical rms noise at worst-case transitions and temperatures.

(4) As measured with circuit shown in Figure 29 and Figure 30.

(5) For bipolar input ranges, full-scale error is the worst case of –Full-Scale or +Full-Scale uncalibrated deviation from ideal first and last code transitions, divided by the transition voltage (not divided by the full-scale range) and includes the effect of offset error. For unipolar input ranges, full-scale error is the deviation of the last code transition divided by the transition voltage. It also includes the effect of offset error.

(6) All specifications in dB are referred to a full-scale ±10V input.

(7) Full-power bandwidth is defined as the full-scale input frequency at which signal-to-(noise + distortion) degrades to 60dB.

(8) Recovers to specified performance after 2 x FS input overvoltage.

ELECTRICAL CHARACTERISTICS (continued)

At $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $f_s = 250\text{kSPS}$, and $V_{\text{DIG}} = V_{\text{ANA}} = 5\text{V}$, using internal reference (unless otherwise specified).


PARAMETER		TEST CONDITIONS	ADS8519I			ADS8519IB			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
DIGITAL INPUTS									
Logic levels									
V _{IL}	Low-level input voltage ⁽⁹⁾	V _{DIG} = 1.65V to 5.25V	–0.3		0.6	–0.3		0.6	V
V _{IH}	High-level input voltage ⁽⁹⁾	V _{DIG} = 1.65V to 5.25V	0.5 x V _{DIG}		V _{DIG} + 0.3	0.5 x V _{DIG}		V _{DIG} + 0.3	V
I _{IL}	Low-level input current	V _{IL} = 0V				±10		±10	µA
I _{IH}	High-level input current	V _{IH} = 5V				±10		±10	µA
DIGITAL OUTPUTS									
Data format			Serial, 16-bits			Serial, 16-bits			
Data coding			Binary 2's complement or straight binary			Binary 2's complement or straight binary			
Pipeline delay			Conversion results only available after completed conversion			Conversion results only available after completed conversion			
Data clock			Selectable for internal or external data clock			Selectable for internal or external data clock			
Internal clock (output only when transmitting data)		EXT/ $\overline{\text{INT}}$ low	9			9			MHz
External clock (can run continually but not recommended for optimum performance)		EXT/ $\overline{\text{INT}}$ high	0.1		26	0.1		26	MHz
V _{OL}	Low-level output voltage	I _{SINK} = 1.6mA, V _{DIG} = 1.65V to 5.25V	0.45			0.45			V
V _{OH}	High-level output voltage	I _{SOURCE} = 500µA, V _{DIG} = 1.65V to 5.25V	V _{DIG} – 0.45			V _{DIG} – 0.45			V
Leakage current		Hi-Z state, V _{OUT} = 0V to V _{DIG}	±5			±5			µA
Output capacitance		Hi-Z state	15			15			pF
POWER SUPPLIES									
V _{DIG}	Digital input voltage	Must be ≤ V _{ANA}	1.65		5.25	1.65		5.25	V
V _{ANA}	Analog input voltage	Must be ≤ V _{ANA}	4.75		5	4.75		5	V
I _{DIG}	Digital input current	Must be ≤ V _{ANA}	0.1		1	0.1		1	mA
I _{ANA}	Analog input current	Must be ≤ V _{ANA}	22		25	22		25	mA
POWER DISSIPATION									
PWRD Low		f _S = 250kSPS	110		125	110		125	mW
PWRD High			20			20			µW
TEMPERATURE RANGE									
Specified performance			–40		+85	–40		+85	°C
Derated performance ⁽¹⁰⁾			–55		+125	–55		+125	°C
Storage			–65		+150	–65		+150	°C
θ _{JA}	Thermal resistance		67			67			°C/W

(9) TTL-compatible at 5V supply.

(10) The internal reference may not be started correctly beyond the industrial temperature range (-40°C to $+85^{\circ}\text{C}$); therefore, use of an external reference is recommended.

PIN CONFIGURATION

**DB PACKAGE
(TOP VIEW)**




Pin Assignments

PIN		I/O	DESCRIPTION
NAME	NO.		
AGND1	2	–	Analog ground. Used internally as ground reference point. Minimal current flow.
AGND2	9	–	Analog ground
$\overline{\text{BUSY}}$	25	O	Busy output. Falls when a conversion is started, and remains low until the conversion is completed and the data are latched into the output shift register.
$\overline{\text{CS}}$	24	–	Chip select. Internally ORed with $\text{R}/\overline{\text{C}}$.
CAP	6		Reference buffer capacitor, 2.2 μF tantalum capacitor to ground.
DATA	17	O	Serial data output. Data are synchronized to DATACLK, with the format determined by the level of SB/BTC. In the external clock mode, after 16 bits of data, the ADS8519 outputs the level input on TAG as long as $\overline{\text{CS}}$ is low and $\text{R}/\overline{\text{C}}$ is high (see Figure 8 and Figure 9). If EXT/INT is low, data are valid on both the rising and falling edges of DATACLK, and between conversions DATA stays at the level of the TAG input when the conversion was started.
DATACLK	16	I/O	Either an input or an output, depending on the EXT/INT level. Output data are synchronized to this clock. If EXT/INT is low, DATACLK transmits 16 pulses after each conversion, and then remains low between conversions.
DGND	14	–	Digital ground
EXT/INT	13	–	Selects external or internal clock for transmitting data. If high, data are output synchronized to the clock input on DATACLK. If low, a convert command initiates the transmission of the data from the previous conversion, along with 16 clock pulses output on DATACLK.
NC	5, 8, 10, 11, 18, 20, 22, 23	–	Not connected
PWRD	26	I	Power down input. If high, conversions are inhibited and power consumption is significantly reduced. Results from the previous conversion are maintained in the output shift register.
$\text{R}/\overline{\text{C}}$	21	I	Read/convert input. With $\overline{\text{CS}}$ low, a falling edge on $\text{R}/\overline{\text{C}}$ puts the internal sample-and-hold into the hold state and starts a conversion. When EXT/INT is low, this also initiates the transmission of the data results from the previous conversion. If EXT/INT is high, a rising edge on $\text{R}/\overline{\text{C}}$ with $\overline{\text{CS}}$ low, or a falling edge on $\overline{\text{CS}}$ with $\text{R}/\overline{\text{C}}$ high, initiates the transmission of data from the previous conversion.
REF	7	I/O	Reference input/output. Outputs internal 4.096V reference. Can also be driven by external system reference. In both cases, bypass to ground with a 2.2 μF tantalum capacitor.
R1_{IN}	1	I	Analog input. See Table 2 for input range connections.
R2_{IN}	3	I	Analog input. See Table 2 for input range connections.
R3_{IN}	4	I	Analog input. See Table 2 for input range connections.
SB/BTC	12	I	Select straight binary or binary two's complement data output format. If high, data are output in a straight binary format. If low, data are output in a binary two's complement format.
SYNC	15	O	Sync output. This pin is used to supply a data synchronization pulse when the EXT level is high and at least one external clock pulse has occurred when not in the read mode. See the External DATACLK section for the external clock mode description.
TAG	19	I	Tag input for use in the external clock mode. If EXT is high, digital data input from TAG is output on DATA with a delay that depends on the external clock mode. See Figure 8 and Figure 9 .
V_{ANA}	27	I	Analog supply input. Nominally +5V. Connect directly to pin 20, and decouple to ground with 0.1 μF ceramic and 10 μF tantalum capacitors.
V_{DIG}	28	I	Digital supply input. Connect directly to pin 19.

TIMING REQUIREMENTS, $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$

PARAMETER		MIN	TYP	MAX	UNIT
t_{w1}	Pulse duration, convert	40			ns
t_{d1}	Delay time, $\overline{\text{BUSY}}$ from $\text{R}/\overline{\text{C}}$ low		6	20	ns
t_{w2}	Pulse duration, $\overline{\text{BUSY}}$ low			2.2	μs
t_{d2}	Delay time, $\overline{\text{BUSY}}$, after end of conversion		5		ns
t_{d3}	Delay time, aperture		5		ns
t_{conv}	Conversion time			2.2	μs
t_{acq}	Acquisition time	1.8			μs
$t_{\text{conv}} + t_{\text{acq}}$	Cycle time			4	μs
t_{d4}	Delay time, $\text{R}/\overline{\text{C}}$ Low to internal DATACLK output		270		ns
t_{c1}	Cycle time, internal DATACLK		110		ns
t_{d5}	Delay time, data valid to internal DATACLK high	15	35		ns
t_{d6}	Delay time, data valid after internal DATACLK low	20	35		ns
t_{c2}	Cycle time, external DATACLK	35			ns
t_{w3}	Pulse duration, external DATACLK high	15			ns
t_{w4}	Pulse duration, external DATACLK low	15			ns
t_{su1}	Setup time, $\text{R}/\overline{\text{C}}$ rise/fall to external DATACLK high	15			ns
t_{su2}	Setup time, $\text{R}/\overline{\text{C}}$ transition to $\overline{\text{CS}}$ transition	10			ns
t_{d7}	Delay time, SYNC, after external DATACLK high	3		35	ns
t_{d8}	Delay time, data valid from external DATACLK high	2		13	ns
t_{d9}	Delay time, $\overline{\text{CS}}$ rising edge to external DATACLK rising edge	10			ns
t_{d10}	Delay time, previous data available after $\overline{\text{CS}}$, $\text{R}/\overline{\text{C}}$ low	2			μs
t_{su3}	Setup time, $\overline{\text{BUSY}}$ transition to first external DATACLK	5			ns
t_{d11}	Delay time, final external DATACLK to $\overline{\text{BUSY}}$ rising edge			1	μs
t_{su4}	Setup time, TAG valid	0			ns
t_{h1}	Hold time, TAG valid	2			ns

TIMING DIAGRAMS

Figure 1. Critical Timing

TIMING DIAGRAMS (continued)




Figure 2. Basic Conversion Timing: Internal DATACLK (Read Previous Data During Conversion)




Figure 3. Basic Conversion Timing: External DATACLK

TIMING DIAGRAMS (continued)




Figure 4. Read After Conversion (Discontinuous External $\overline{DATACLK}$)






Figure 5. Read During Conversion (Discontinuous External $\overline{DATACLK}$)

TIMING DIAGRAMS (continued)**Figure 6. Read After Conversion With SYNC (Discontinuous External DATACLK)****Figure 7. Read During Conversion With SYNC (Discontinuous External DATACLK)**

TIMING DIAGRAMS (continued)




Figure 8. Conversion and Read Timing with Continuous External DATACLK (EXT/INT Tied High) Read After Conversions (Not Recommended)


TIMING DIAGRAMS (continued)

Figure 9. Conversion and Read Timing with Continuous External DATACLK (EXT/INT Tied High) Read Previous Conversion Results During Conversion (Not Recommended)

TYPICAL CHARACTERISTICS




Figure 10.




Figure 11.




Figure 12.




Figure 13.




Figure 14.




Figure 15.




Figure 16.




Figure 17.




Figure 18.

TYPICAL CHARACTERISTICS (continued)

**TOTAL HARMONIC DISTORTION
vs
FREE-AIR TEMPERATURE**




Figure 19.

**SIGNAL-TO-NOISE RATIO
vs
FREE-AIR TEMPERATURE**




Figure 20.

**SIGNAL-TO-NOISE AND
DISTORTION
vs
FREE-AIR TEMPERATURE**




Figure 21.

**SIGNAL-TO-NOISE AND
DISTORTION
vs
INPUT FREQUENCY**




Figure 22.

**SIGNAL-TO-NOISE RATIO
vs
INPUT FREQUENCY**




Figure 23.

**SPURIOUS FREE DYNAMIC RANGE
vs
INPUT FREQUENCY**




Figure 24.

**TOTAL HARMONIC DISTORTION
vs
INPUT FREQUENCY**




Figure 25.

TYPICAL CHARACTERISTICS (continued)




Figure 26.




Figure 27.

BASIC OPERATION

Two signals control conversion in the ADS8519: $\overline{CS}$ and $R/\overline{C}$. These two signals are internally ORed together. To start a conversion, the chip must be selected ($\overline{CS}$ low) and the conversion signal must be active ($R/\overline{C}$ low). Either signal can be brought low first. Conversion starts on the falling edge of the second signal. $BUSY$ goes low when conversion starts and returns high after the data from that conversion are shifted into the internal storage register. Sampling begins when $BUSY$ goes high.

To reduce the number of control pins, $\overline{CS}$ can be tied low permanently. The $R/\overline{C}$ pin then controls conversion and data reading exclusively. In the external clock mode, this configuration means that the ADS8519 clocks out data whenever $R/\overline{C}$ is brought high and the external clock is active. In the internal clock mode, data are clocked out every convert cycle, regardless of the states of $\overline{CS}$ and $R/\overline{C}$. The ADS8519 provides a TAG input for cascading multiple converters together.

READING DATA

The conversion result is available as soon as $BUSY$ returns to high; therefore, data always represent the conversion previously completed, even when it is read during a conversion. The ADS8519 outputs serial data in either straight binary or binary two's complement format. The $SB/\overline{BTC}$ pin controls the format. data are shifted out MSB first. The first conversion immediately following a power-up does not produce a valid conversion result.

Data can be clocked out with either the internally-generated clock or with an external clock. The $EXT/\overline{INT}$ pin controls this function. If an external clock is used, the TAG input can be used to daisy-chain multiple ADS8519 data pins together.

INTERNAL DATACLK

In the internal clock mode, data for the previous conversion are clocked out during each conversion period. The internal data clock is synchronized to the internal conversion clock so that it does not interfere with the conversion process.

The DATACLK pin becomes an output when $\overline{\text{EXT/INT}}$ is low. 16 clock pulses are generated at the beginning of each conversion after timing t_{d4} is satisfied (that is, previous conversion results can only be read during the current conversion). DATACLK returns to low when it is inactive. The 16 bits of serial data are shifted out of the DATA pin synchronous to this clock, with each bit available on a rising and then a falling edge. The DATA pin then returns to the state of the TAG pin input sensed at the start of transmission.

EXTERNAL DATACLK

The external clock mode offers several ways to retrieve conversion results. However, care must be taken to avoid corrupting the data because the external clock cannot be synchronized to the internal conversion clock.

When $\overline{\text{EXT/INT}}$ is set high, the $\overline{\text{R/C}}$ and $\overline{\text{CS}}$ signals control the read state. When the read state is initiated, the result from the previously completed conversion is shifted out of the DATA pin synchronous to the external clock that is connected to the DATACLK pin. Each bit is available on a falling and then a rising edge. The maximum external clock speed of 28.5MHz allows data to be shifted out quickly either at the beginning of conversion or the beginning of sampling.

There are several modes of operation available when using an external clock. It is recommended that the external clock run only while reading data. This mode is the discontinuous clock mode. Because the external clock is not synchronized to the internal clock that controls conversion, slight changes in the external clock can cause conflicts that can corrupt the conversion process. Specifications with a continuously running external clock cannot be ensured. It is especially important that the external clock does not run during the second half of the conversion cycle (approximately the time period specified by t_{d11} ; see the [Timing Requirements](#) table).

In the discontinuous clock mode, data can be read during conversion or during sampling, with or without a SYNC pulse. Data read during a conversion must meet the t_{d11} timing specification. Data read during sampling must be complete before starting a conversion.

Whether reading during sampling or during conversion, a SYNC pulse is generated whenever at least one rising edge of the external clock occurs while the device is not in the read state. In the *Discontinuous External Clock with SYNC* mode, a SYNC pulse follows the first rising edge after the read command. Data are shifted out after the SYNC pulse. The first rising clock edge after the read command generates a SYNC pulse. The SYNC pulse can be detected on the next falling edge and then the next rising edge. Successively, each bit can be read first on the falling edge and then on the next rising edge. Thus, 17 clock pulses after the read command are required to read on the falling edge; 18 clock pulses are necessary to read on the rising edge.

If the clock is entirely inactive when not in the read state, no SYNC pulse is generated. In this case, the first rising clock edge shifts out the MSB. The MSB can be read on the first falling edge or on the next rising edge. In this *Discontinuous External Clock with No SYNC* mode, 16 clocks are necessary to read the data on the falling edge and 17 clocks for reading on the rising edge. Data always represent the conversion already completed. [Table 1](#) summarizes the required DATACLK pulses.

Table 1. DATACLK Pulses

DESCRIPTION	DATACLK PULSES REQUIRED	
	WITH SYNC	WITHOUT SYNC
Read on falling edge of DATACLK	17	16
Read on rising edge of DATACLK	18	17

TAG FEATURE

The TAG feature allows the data from multiple ADS8519 converters to be read on a single serial line. The converters are cascaded together using the DATA pins as outputs and the TAG pins as inputs, as illustrated in Figure 28. The DATA pin of the last converter drives the processor serial data input. Data are then shifted through each converter, synchronous to the externally supplied data clock, onto the serial data line. The internal clock cannot be used for this configuration.

The preferred timing uses the discontinuous, external data clock during the sampling period. Data must be read during the sampling period because there is not sufficient time to read data from multiple converters during a conversion period without violating the t_{d11} constraint (see External DATACLK section). The sampling period must be sufficiently long to allow all data words to be read before starting a new conversion.

In Figure 28, note that a null bit separates the data word from each converter. The state of the DATA pin at the end of a read cycle reflects the state of the TAG pin at the start of the cycle. This condition is true in all read modes, including the internal clock mode. For example, when a single converter is used in the internal clock mode, the state of the TAG pin determines the state of the DATA pin after all 16 bits have shifted out. When multiple converters are cascaded together, this state forms the null bit that separates the words. Thus, with the TAG pin of the first converter grounded as shown in Figure 28, the null bit becomes a zero between each data word.




Figure 28. Timing of TAG Feature With Single Conversion (Using External DATACLK)

ANALOG INPUTS

The ADS8519 has three analog input ranges, as shown in Table 2. The offset specification is factory-calibrated with internal resistors. The gain specification is factory-calibrated with 0.1%, 0.25W, external resistors, as shown in Figure 29 and Figure 30. The external resistors can be omitted if a larger gain error is acceptable or if using software calibration. The hardware trim circuitry shown in Figure 29 and Figure 30 can reduce the error to zero.

Table 2. Input Range Connections
(see Figure 29 and Figure 30 for complete information)

ANALOG INPUT RANGE	CONNECT R1 _{IN} TO	CONNECT R2 _{IN} TO	CONNECT R3 _{IN} TO	IMPEDANCE
±10V	V _{IN}	AGND	CAP	8.88kΩ
±10V	AGND	V _{IN}	CAP	8.88kΩ
±5V	V _{IN}	V _{IN}	CAP	6.08kΩ
0V to 8.192V	AGND	AGND	V _{IN}	5.95kΩ




Figure 29. Offset/Gain Circuits for Unipolar Input Ranges




Figure 30. Offset/Gain Circuits for Bipolar Input Ranges

Analog input pins $R1_{IN}$, $R2_{IN}$, and $R3_{IN}$ have $\pm 25V$ overvoltage protection. The input signal must be referenced to AGND1. This referencing minimizes the ground-loop problem typical to analog designs. The analog input should be driven by a low-impedance source. A typical driving circuit using the [OPA627](#) or [OPA132](#) is shown in [Figure 30](#).

The ADS8519 can operate with its internal 4.096V reference or an external reference. An external reference connected to pin 7 (REF) bypasses the internal reference. The external reference must drive the 4kΩ resistor that separates pin 6 from the internal reference (see the [illustration on page 1](#)). The load varies with the difference between the internal and external reference voltages. The external reference voltage can vary from 3.9V to 4.2V. The internal reference is approximately 4.096V. The reference, whether internal or external, is buffered internally with the output on pin 6 (CAP).

The ADS8519 is factory-tested with 2.2µF capacitors connected to pin 6 (CAP) and pin 7 (REF). Each capacitor should be placed as close as possible to its pin. The capacitor on pin 7 band-limits the internal reference noise. A smaller capacitor can be used, but it may degrade SNR and SINAD. The capacitor on pin 6 stabilizes the reference buffer and provides switching charge to the CDAC during conversion. Capacitors smaller than 1µF may cause the buffer to become unstable and not hold sufficient charge for the CDAC. The parts are tested to specifications with 2.2µF, so larger capacitors are not necessary. The equivalent series resistance (ESR) of these compensation capacitors is also critical. Keep the total ESR under 3Ω. See the [Typical Characteristics](#) section concerning how ESR affects performance.

Neither the internal reference nor the buffer should be used to drive an external load. Such loading can degrade performance. Any load on the internal reference causes a voltage drop across the 4kΩ resistor and affects gain. The internal buffer is capable of driving $\pm 2\text{mA}$ loads, but any load can cause perturbations of the reference at the CDAC, degrading performance. It should be pointed out that, unlike other devices with a similar input structure, the ADS8519 does not require a second high-speed amplifier used as a buffer to isolate the CAP pin from the signal-dependent current in the R3_{IN} pin, but can tolerate it if one does exist.

The external reference voltage can vary from 3.9V to 4.2V. The reference voltage determines the size of the least significant bit (LSB). The larger reference voltages produce a larger LSB, which can improve SNR. Smaller reference voltages can degrade SNR.




Figure 31. Typical Driving Circuitry ($\pm 10\text{V}$, No Trim)

Table 3. Control Truth Table

SPECIFIC FUNCTION	$\overline{\text{CS}}$	$\text{R}/\overline{\text{C}}$	$\overline{\text{BUSY}}$	$\text{EXT}/\overline{\text{INT}}$	DATACLK	PWRD	$\text{SB}/\overline{\text{BTC}}$	OPERATION
Initiate conversion and output data using internal clock	1 > 0	0	1	0	Output	0	x	Initiates conversion n . Data from conversion $n - 1$ clocked out on DATA synchronized to 16 clock pulses output on DATACLK.
	0	1 > 0	1	0	Output	0	x	
Initiate conversion and output data using external clock	1 > 0	0	1	1	Input	0	x	Initiates conversion n .
	0	1 > 0	1	1	Input	0	x	Initiates conversion n .
	1 > 0	1	1	1	Input	x	x	Outputs data with or without SYNC pulse. See the Reading Data section.
	1 > 0	1	0	1	Input	0	x	Outputs data with or without SYNC pulse. See Reading Data section.
	0	0 > 1	0	1	Input	0	x	
No actions	0	0	0 > 1	x	x	0	x	This is an acceptable condition.
Power down	x	x	x	x	x	0	x	Analog circuitry powered. Conversion can proceed..
	x	x	x	x	x	1	x	Analog circuitry disabled. Data from previous conversion maintained in output registers.
Selecting output format	x	x	x	x	x	x	0	Serial data are output in binary twos complement format.
	x	x	x	x	x	x	1	Serial data are output in straight binary format.

Table 4. Output Codes and Ideal Input Voltages

DESCRIPTION	ANALOG INPUT RANGE			DIGITAL OUTPUT			
	$\pm 10\text{V}$	$\pm 5\text{V}$	0V to 8.192V	BINARY TWOS COMPLEMENT (SB/BTC LOW)		STRAIGHT BINARY (SB/BTC HIGH)	
Least significant bit (LSB)	305 μV	153 μV	125 μV	BINARY CODE	HEX CODE	BINARY CODE	HEX CODE
+Full-scale (FS – 1LSB)	9.999695V	4.999847V	8.191875V	0111 1111 1111 1111	7FFF	1111 1111 1111 1111	FFFF
Midscale	0V	0V	4.096V	0000 0000 0000 0000	0000	1000 0000 0000 0000	8000
One LSB below midscale	–305 μV	153 μV	4.095975V	1111 1111 1111 1111	FFFF	0111 1111 1111 1111	7FFF
–Full scale	–10V	–5V	0V	1000 0000 0000 0000	8000	0000 0000 0000 0000	0000




Figure 32. Gain Adjust Trim

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (June, 2009) to Revision D	Page
--	------

- | | |
|--|---|
| • Changed input/output description for SB/BTC pin (pin 12) | 6 |
|--|---|
-

Changes from Revision B (October, 2008) to Revision C	Page
---	------

- | | |
|--|----|
| • Changed external reference voltage range min value from 2.5V to 3.9V and max value from 4.1V to 4.2V | 3 |
| • Corrected pin names and numbers in paragraphs discussing internal and external reference operation and factory testing of device with 2.2μF capacitors. | 19 |
-

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ADS8519IBDB	Active	Production	SSOP (DB) 28	50 TUBE	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	ADS8519I B
ADS8519IBDB.A	Active	Production	SSOP (DB) 28	50 TUBE	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	ADS8519I B
ADS8519IBDBG4	Active	Production	SSOP (DB) 28	50 TUBE	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	ADS8519I B
ADS8519IBDBR	Active	Production	SSOP (DB) 28	2000 LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	ADS8519I B
ADS8519IBDBR.A	Active	Production	SSOP (DB) 28	2000 LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	ADS8519I B
ADS8519IDB	Active	Production	SSOP (DB) 28	50 TUBE	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	ADS8519I
ADS8519IDB.A	Active	Production	SSOP (DB) 28	50 TUBE	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	ADS8519I
ADS8519IDBR	Active	Production	SSOP (DB) 28	2000 LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	ADS8519I
ADS8519IDBR.A	Active	Production	SSOP (DB) 28	2000 LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 85	ADS8519I

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS8519IBDBR	SSOP	DB	28	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
ADS8519IDBR	SSOP	DB	28	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS8519IBDBR	SSOP	DB	28	2000	350.0	350.0	43.0
ADS8519IDBR	SSOP	DB	28	2000	350.0	350.0	43.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
ADS8519IBDB	DB	SSOP	28	50	530	10.5	4000	4.1
ADS8519IBDB.A	DB	SSOP	28	50	530	10.5	4000	4.1
ADS8519IBDBG4	DB	SSOP	28	50	530	10.5	4000	4.1
ADS8519IDB	DB	SSOP	28	50	530	10.5	4000	4.1
ADS8519IDB.A	DB	SSOP	28	50	530	10.5	4000	4.1



4214853/B 03/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-150.

EXAMPLE BOARD LAYOUT

DB0028A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4214853/B 03/2018

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DB0028A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4214853/B 03/2018

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated