

Order

Now





SLAS708A-SEPTEMBER 2010-REVISED SEPTEMBER 2019

Support &

Community

20

## ADS794x Ultra-Low Power, 12-, 10-, and 8-Bit, Dual-Channel, SAR ADCs

Technical

Documents

### Features

- Sample rate: 2 MSPS
- Pin-compatible family: 12-, 10-, 8-bit
- High resolution, high throughput:
  - ADS7947: 12 bit, 2.1 MSPS
  - ADS7948: 10 bit, 2.57 MSPS
  - ADS7949: 8 bit, 3 MSPS
- Excellent performance:
  - No missing codes
  - INL: 1 LSB (max)
  - SNR: 72 dB (min) \_
- Low power:
  - 7.5 mW at 2-MSPS operation
  - Auto power-down at lower speeds:
    - 3.8 mW at 500 kSPS
    - 0.8 mW at 100 kSPS
    - 0.16 mW at 20 kSPS
- Wide supply range:
  - Analog: 2.7 V to 5.5 V
  - Digital: 1.65 V to AVDD
- SPI-compatible serial interface
- Extended temperature range: -40°C to +125°C
- Tiny footprint: 3-mm × 3-mm WQFN

#### Applications 2

- Communication systems
- Optical networking
- Medical instrumentation
- Battery-powered equipment
- Data acquisition systems

#### Description 3

Tools &

Software

The ADS7947, ADS7948, and ADS7949 are pincompatible 12-bit, 10-bit, and 8-bit, 2-MSPS, analogto-digital converters (ADCs), respectively. The devices operate at a 2-MSPS sample rate with a standard 16 clock data frame. In addition, the ADS7947 (12-bit) can be operated at 2.1 MSPS, the ADS7948 (10-bit) at 2.57 MSPS, and the ADS7949 (8-bit) at 3 MSPS with a short data frame optimized for the number of clocks sufficient for conversion with no drop in performance. The devices feature both outstanding dc precision and excellent dynamic performance. This family of pin-compatible devices includes a two-channel input multiplexer and a lowpower successive approximation register (SAR) ADC.

The ADS7947, ADS7948, and ADS7949 support a wide analog supply range that supports the full-scale input range up to 5 V. A simple SPI digital interface, with a digital supply that can operate as low as 1.65 V, allows for easy interfacing to a wide variety of digital controllers. Automatic power-down can be enabled when operating at slower speeds to dramatically reduce power consumption.

Offered in a tiny 3-mm × 3-mm WQFN package, the ADS7947, ADS7948, and ADS7949 are fully specified over the extended temperature range of -40°C to +125°C and are suitable for a wide variety acquisition applications where of data high performance, low power, and small size are key.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ADS794x	WQFN (16)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### ADS794x Block Diagram





## Table of Contents

1	Features 1
2	Applications 1
3	Description 1
4	Revision History
5	Device Comparison Table
6	Pin Configuration and Functions 4
7	Specifications5
	7.1 Absolute Maximum Ratings
	7.2 ESD Ratings
	7.3 Recommended Operating Conditions: ADS794x (12-, 10-, 8-Bit)
	7.4 Thermal Information
	7.5 Electrical Characteristics: ADS7947 (12-Bit) 6
	7.6 Electrical Characteristics: ADS7948 (10-Bit)
	7.7 Electrical Characteristics: ADS7949 (8-Bit) 10
	7.8 Timing Requirements 11
	7.9 Switching Characteristics 12
	7.10 Typical Characteristics: ADS7947, ADS7948, ADS7949
	7.11 Typical Characteristics: ADS7947 (12-Bit) 14
8	Detailed Description 20

	8.1	Overview	20
	8.2	Functional Block Diagram	20
	8.3	Feature Description	20
	8.4	Device Functional Modes	25
	8.5	Programming	26
9	App	lication and Implementation	28
	9.1	Application Information	28
10	Pow	ver Supply Recommendations	30
11	Lay	out	31
	11.1	Layout Guidelines	31
	11.2	Layout Example	32
12	Dev	ice and Documentation Support	33
	12.1	Related Links	33
	12.2	Receiving Notification of Documentation Updates	33
	12.3	Community Resources	33
	12.4	Trademarks	33
	12.5	Electrostatic Discharge Caution	33
	12.6	Glossary	33
13	Мес	hanical, Packaging, and Orderable	
	Info	mation	33

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Original (September 2010) to Revision A

•	Added Device Information table, ESD Ratings table, Recommended Operating Conditions table, Switching Characteristics table, Functional Block Diagram section, Feature Description section, Device Functional Modes section, Programming section, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	. 1
•	Changed document title	. 1
•	Changed QFN to WQFN throughout document	. 1
•	Added High resolution, high throughput: Features bullet	. 1
•	Changed temperature range Features bullet from Fully Specified from to Extended temperature range	. 1
•	Changed Description section for clarity and changed ADC with an inherent sample-and-hold (S/H) input stage to ADC	. 1
•	Changed page 1 figure and added title	. 1
•	Changed title of Family and Ordering Information to Device Comparison Table	. 4
•	Changed thermal symbols for $R_{\theta JA}$ , $R_{\theta JC(top)}$ , $R_{\theta JB}$ , and $R_{\theta JC(bot)}$	. 6
•	Deleted Full-scale input span, Absolute input range, External Reference, AVDD, and DVDD parameters and Temperature Range section from Electrical Characteristics: ADS7947 (12-Bit) table	. 6
•	Deleted Full-scale input span, Absolute input range, External Reference, AVDD, and DVDD parameters and Temperature Range section from Electrical Characteristics: ADS7948 (10-Bit) table	. 8
•	Deleted Full-scale input span, Absolute input range, External Reference, AVDD, and DVDD parameters and Temperature Range section from Electrical Characteristics: ADS7949 (8-Bit) table	10
•	Changed <i>Timing Requirements</i> table: added section titles, moved switching parameters into <i>Switching Characteristics</i> table	11
•	Changed symbol for Pulse duration, SCLK low parameter from t <sub>W1</sub> to t <sub>WL</sub>	11
•	Added symbol to SCLK frequency parameter	11
•	Changed title of PCB Layout/Schematic Guidelines to Layout and changed format of section	31



## **Revision History (continued)**

SLAS708A - SEPTEMBER 2010 - REVISED SEPTEMBER 2019

TEXAS INSTRUMENTS

www.ti.com

## 5 Device Comparison Table

PRODUCT	RESOLUTION (Bits)	INPUT	SAMPLE RATE (MSPS)
ADS7947	12	Unipolar, pseudo-differential	2
ADS7948	10	Unipolar, pseudo-differential	2
ADS7949	8	Unipolar, pseudo-differential	2

## 6 Pin Configuration and Functions



#### **Pin Functions**

PIN NO.	PIN NAME	FUNCTION	DESCRIPTION
1	GND	Analog/digital	Power supply ground; all analog and digital signals are referred with respect to this pin.
2	AVDD	Analog	ADC power supply.
3	REF	Analog	ADC positive reference input; decouple this pin with REFGND.
4	REFGND	Analog	Reference return; short to analog ground plane.
5	AIN0P	Analog input	Positive analog input, channel 0.
6	AINON	Analog input	Negative analog input, channel 0. The allowable signal swing on this pin is $\pm 0.2V$ ; this pin can be grounded.
7	AIN1N	Analog input	Negative analog input, channel 1. The allowable signal swing on this pin is $\pm 0.2V$ ; this pin can be grounded.
8	AIN1P	Analog input	Positive analog input, channel 1.
9	NC	—	Not connected internally, TI recommends externally shorting this pin to GND.
10	NC	—	Not connected internally, TI recommends externally shorting this pin to GND.
11	CH SEL	Digital input	This pin selects the analog input channel. Low = channel 0, high = channel 1. TI recommends changing the channel within a window of one clock; from half a clock after the $\overline{CS}$ falling edge. This change ensures the settling on the multiplexer output before the sample start.
12	PDEN	Digital input	This pin enables a power-down feature if this pin is high at the $\overline{\text{CS}}$ rising edge.
13	CS	Digital input	Chip-select signal; active low.
14	SCLK	Digital input	Serial SPI clock.
15	SDO	Digital output	Serial data out.
16	DVDD	Digital	Digital I/O supply.



## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
AINxP to GND or AINxN to GND		-0.3	AVDD + 0.3	V
AVDD to GND or DVDD to GND		-0.3	7	V
Digital input voltage to GND		-0.3	DVDD + 0.3	V
Digital output to GND	gital output to GND -0.3 DVDD + 0.3		V	
Temperature	Operating	-40	125	°C
	Storage, T <sub>stg</sub>	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22- $\rm C101^{(2)}$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions: ADS794x (12-, 10-, 8-Bit)

over operating free-air temperature range (unless otherwise noted)

	PAR	AMETER	MIN	NOM	MAX	UNIT
POWER	RSUPPLY					
AVDD	Analog supply voltage		2.7	3.3	5.5	V
DVDD	Digital supply voltage		1.65	3.3	AVDD	V
REFER	ENCE INPUT					
$V_{REF}$	External reference input	External reference input			AVDD	V
ANALOG INPUTS						
FSR	Full-scale input span <sup>(1)</sup>	AINxP – AINxN	0		$V_{REF}$	V
V <sub>IN</sub>	Absolute input range AIN0P, AIN1P AIN0N, AIN1M	AIN0P, AIN1P	-0.2		AVDD + 0.2	V
		-0.2		0.2		
TEMPE	RATURE RANGE					
	Temperature range for specified	performance	-40		125	°C

(1) Ideal input span; does not include gain or offset error.

#### ADS7947, ADS7948, ADS7949

SLAS708A-SEPTEMBER 2010-REVISED SEPTEMBER 2019

www.ti.com

TRUMENTS

XAS

### 7.4 Thermal Information

		ADS794x	
	THERMAL METRIC <sup>(1)</sup>	RTE (WQFN)	UNIT
		16 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	54.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	53.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	19.2	°C/W
ΨJT	Junction-to-top characterization parameter	0.3	°C/W
Ψјв	Junction-to-board characterization parameter	14.5	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	5.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 7.5 Electrical Characteristics: ADS7947 (12-Bit)

minimum and maximum values at AVDD = 2.7 V to 5.5 V, DVDD = 1.65 V to AVDD,  $T_A = -40^{\circ}$ C to +125°C, and  $f_{SAMPLE} = 2$  MSPS (unless otherwise noted); typical values at AVDD = 3 V, DVDD = 1.8 V,  $T_A = +25^{\circ}$ C, and  $f_{SAMPLE} = 2$  MSPS

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT					
Input capacitance <sup>(1)</sup>			32		pF
Input leakage current	At +125°C		1.5		nA
SYSTEM PERFORMANCE					
Resolution			12		Bits
No missing codes		12			Bits
Integral linearity		-1	±0.3	1	LSB <sup>(2)</sup>
Differential linearity		-1	±0.3	1	LSB
Offset error <sup>(3)</sup>		-1	±0.3	1	LSB
Gain error		-1	±0.3	1	LSB
Transition noise				25	μV <sub>RMS</sub>
Power-supply rejection			60		dB
SAMPLING DYNAMICS					
Conversion time				13.5	SCLK
Acquisition time		80			ns
Maximum sample rate (throughput rate)	34-MHz SCLK with a 16-clock frame			2	MSPS
	34-MHz SCLK and $\overline{CS}$ low for 13.5 clocks			2.1	MSPS
Aperture delay				5	ns
Aperture jitter			10		ps
Step response			80		ns
Overvoltage recovery			80		ns
DYNAMIC CHARACTERISTICS					
Total harmonic distortion (THD) <sup>(4)</sup>	100kHz		-85		dB
Signal-to-noise ratio (SNR)	100 kHz	72	73		dB
Signal-to-noise and distortion ratio (SINAD)	100 kHz		72.75		dB
Spurious-free dynamic range (SFDR)	100 kHz		86		dB
Full-power bandwidth	At –3 dB		15		MHz
DIGITAL INPUT/OUTPUT					
Logic family	CMOS				

(1) See Figure 40 for sampling circuit details.

(2) LSB means least significant bit.

(3) Measured relative to an ideal full-scale input.

(4) Calculated on the first nine harmonics of the input frequency.



## Electrical Characteristics: ADS7947 (12-Bit) (continued)

minimum and maximum values at AVDD = 2.7 V to 5.5 V, DVDD = 1.65 V to AVDD,  $T_A = -40^{\circ}$ C to +125°C, and  $f_{SAMPLE} = 2$  MSPS (unless otherwise noted); typical values at AVDD = 3 V, DVDD = 1.8 V,  $T_A = +25^{\circ}$ C, and  $f_{SAMPLE} = 2$  MSPS

SAMPLE = 2 more canceled entermined noted, gipted values $a(7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,7,$						2 11101 0
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Logic level Input leakage current	V <sub>IH</sub>		0.7DVDD			V
	V <sub>IL</sub>				0.3DVDD	V
	V <sub>OH</sub>	I <sub>SOURCE</sub> = 200 μA	DVDD - 0.2			V
	V <sub>OL</sub>	I <sub>SINK</sub> = 200 μA	0.4			V
Input leakage current	I <sub>IH</sub> , I <sub>IL</sub>	$0 < V_{IN} < DVDD$		±20		nA
POWER-SUPPLY REQ	UIREMENTS					
	1	AVDD = 3.3 V, f <sub>SAMPLE</sub> = 2 MSPS		2.5		mA
	DYNAMIC	AVDD = 5 V, f <sub>SAMPLE</sub> = 2 MSPS		3	3.5	mA
AVDD supply current		AVDD = 3.3 V, SCLK off		1.8		mA
	ISTATIC	AVDD = 5 V, SCLK off		1.9	2.5	mA
DVDD supply current <sup>(5)</sup>		DVDD = 3.3 V, SCLK = 34 MHz, SDO load 20 pF		500		μA
Power-down state	IPD-DYNAMIC	SCLK = 34 MHz			550	μA
AVDD supply current	IPD-STATIC	SCLK off			2.5	μA
Power-up time					1	μs

(5) DVDD consumes only dynamic current. I<sub>DVDD</sub> = C<sub>LOAD</sub> × DVDD × number of 0→1 transitions in SDO × f<sub>SAMPLE</sub>. This current is load-dependent and there is no DVDD current when the output is not toggling.

SLAS708A - SEPTEMBER 2010-REVISED SEPTEMBER 2019

www.ti.com

STRUMENTS

XAS

## 7.6 Electrical Characteristics: ADS7948 (10-Bit)

minimum and maximum values at AVDD = 2.7 V to 5.5 V, DVDD = 1.65 V to AVDD,  $T_A = -40^{\circ}C$  to +125°C, and  $f_{SAMPLE} = 2$  MSPS (unless otherwise noted); typical values at AVDD = 3 V, DVDD = 1.8 V,  $T_A = +25^{\circ}C$ , and  $f_{SAMPLE} = 2$  MSPS

PARAM	ETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT						
Input capacitance <sup>(1)</sup>				32		pF
Input leakage current		At +125°C		1.5		nA
SYSTEM PERFORMAN	ICE					
Resolution				10		Bits
No missing codes			10			Bits
Integral linearity			-0.5	±0.15	0.5	LSB <sup>(2)</sup>
Differential linearity			-0.5	±0.15	0.5	LSB
Offset error <sup>(3)</sup>			-0.5	±0.15	0.5	LSB
Gain error			-0.5	±0.15	0.5	LSB
Transition noise					25	μV <sub>RMS</sub>
Power-supply rejection				60		dB
SAMPLING DYNAMICS	3					
Conversion time					10.5	SCLK
Acquisition time			80			ns
Maximum sample rate (throughput rate)		34-MHz SCLK in 16-clock frame			2	MSPS
		34-MHz SCLK and $\overline{CS}$ low for 10.5 clocks			2.57	MSPS
Aperture delay					5	ns
Aperture jitter				10		ps
Step response				80		ns
Overvoltage recovery				80		ns
DYNAMIC CHARACTE	RISTICS					
Total harmonic distortion	n (THD) <sup>(4)</sup>	100kHz		-80		dB
Signal-to-noise ratio (SN	NR)	100 kHz	61			dB
Signal-to-noise and dist	ortion ratio (SINAD)	100 kHz		61		dB
Spurious-free dynamic r	ange (SFDR)	100 kHz		81		dB
Full-power bandwidth		At –3 dB		15		MHz
DIGITAL INPUT/OUTPU	JT					
Logic family		CMOS				
	V <sub>IH</sub>		0.7DVDD			V
	V <sub>IL</sub>				0.3DVDD	V
	V <sub>OH</sub>	I <sub>SOURCE</sub> = 200 μA	DVDD - 0.2			V
	V <sub>OL</sub>	I <sub>SINK</sub> = 200 μA	0.4			V
Input leakage current	I <sub>IH</sub> , I <sub>IL</sub>	$0 < V_{IN} < DVDD$		±20		nA

See Figure 40 for sampling circuit details.
 LSB means least significant bit.

(3) (4)

Measured relative to an ideal full-scale input. Calculated on the first nine harmonics of the input frequency.



## Electrical Characteristics: ADS7948 (10-Bit) (continued)

minimum and maximum values at AVDD = 2.7 V to 5.5 V, DVDD = 1.65 V to AVDD,  $T_A = -40^{\circ}$ C to +125°C, and  $f_{SAMPLE} = 2$  MSPS (unless otherwise noted); typical values at AVDD = 3 V, DVDD = 1.8 V,  $T_A = +25^{\circ}$ C, and  $f_{SAMPLE} = 2$  MSPS

		// S1	, A	,		
PARAM	ETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER-SUPPLY REQ	UIREMENTS					
	VDD supply current	AVDD = 3.3 V, $f_{SAMPLE} = 2 MSPS$		2.5		mA
AVDD supply current		AVDD = 5 V, $f_{SAMPLE}$ = 2 MSPS		3	3.5	mA
	I <sub>STATIC</sub>	AVDD = 3.3 V, SCLK off		1.8		mA
		AVDD = 5 V, SCLK off		1.9	2.5	mA
DVDD supply current <sup>(5)</sup>		DVDD = 3.3 V, SCLK = 34 MHz, SDO load 20 pF		500		μA
Power-down state	I <sub>PD-DYNAMIC</sub>	SCLK = 34 MHz			550	μA
AVDD supply current	I <sub>PD-STATIC</sub>	SCLK off			2.5	μA
Power-up time					1	μs

(5) DVDD consumes only dynamic current. I<sub>DVDD</sub> = C<sub>LOAD</sub> × DVDD × number of 0→1 transitions in SDO × f<sub>SAMPLE</sub>. This current is load-dependent and there is no DVDD current when the output is not toggling.

SLAS708A-SEPTEMBER 2010-REVISED SEPTEMBER 2019

www.ti.com

STRUMENTS

XAS

## 7.7 Electrical Characteristics: ADS7949 (8-Bit)

minimum and maximum values at AVDD = 2.7 V to 5.5 V, DVDD = 1.65 V to AVDD,  $T_A = -40^{\circ}C$  to +125°C, and  $f_{SAMPLE} = 2$  MSPS (unless otherwise noted); typical values at AVDD = 3 V, DVDD = 1.8 V,  $T_A = +25^{\circ}C$ , and  $f_{SAMPLE} = 2$  MSPS

PARAM	ETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT		1				
Input capacitance <sup>(1)</sup>				32		pF
Input leakage current		At +125°C		1.5		nA
SYSTEM PERFORMAN	ICE					
Resolution				8		Bits
No missing codes			8			Bits
Integral linearity			-0.3	±0.06	0.3	LSB <sup>(2)</sup>
Differential linearity			-0.3	±0.06	0.3	LSB
Offset error <sup>(3)</sup>			-0.3	±0.06	0.3	LSB
Gain error			-0.3	±0.06	0.3	LSB
Transition noise					25	$\mu V_{RMS}$
Power-supply rejection				60		dB
SAMPLING DYNAMICS	6					
Conversion time					8.5	SCLK
Acquisition time			80			ns
Maximum sample rate (throughput rate)		34-MHz SCLK in 16-clock frame			2	MSPS
		34-MHz SCLK and $\overline{CS}$ low for 8.5 clocks			3	MSPS
Aperture delay					5	ns
Aperture jitter				10		ps
Step response				80		ns
Overvoltage recovery				80		ns
DYNAMIC CHARACTE	RISTICS					
Total harmonic distortion	n (THD) <sup>(4)</sup>	100 kHz		-80		dB
Signal-to-noise ratio (SN	IR)	100 kHz	49			dB
Signal-to-noise and dist	ortion ratio (SINAD)	100 kHz		49		dB
Spurious-free dynamic r	ange (SFDR)	100 kHz		81		dB
Full-power bandwidth		At –3 dB		15		MHz
DIGITAL INPUT/OUTPU	JT					
Logic family		CMOS				
	V <sub>IH</sub>		0.7DVDD			V
	V <sub>IL</sub>				0.3DVDD	V
	V <sub>OH</sub>	I <sub>SOURCE</sub> = 200 μA	DVDD - 0.2			V
	V <sub>OL</sub>	I <sub>SINK</sub> = 200 μA	0.4			V
Input leakage current	I <sub>IH</sub> , I <sub>IL</sub>	0 <v<sub>IN &lt; DVDD</v<sub>		±20		nA

See Figure 40 for sampling circuit details.
 LSB means least significant bit.

Measured relative to an ideal full-scale input. Calculated on the first nine harmonics of the input frequency. (3) (4)



### Electrical Characteristics: ADS7949 (8-Bit) (continued)

minimum and maximum values at AVDD = 2.7 V to 5.5 V, DVDD = 1.65 V to AVDD,  $T_A = -40^{\circ}$ C to +125°C, and  $f_{SAMPLE} = 2$  MSPS (unless otherwise noted); typical values at AVDD = 3 V, DVDD = 1.8 V,  $T_A = +25^{\circ}$ C, and  $f_{SAMPLE} = 2$  MSPS

			, A	,		
PARAM	IETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER-SUPPLY REQ	UIREMENTS					
	PARAMETER       PARAMETER       DWER-SUPPLY REQUIREMENTS       DD supply current     IDYNAMIC       IDD supply current     ISTATIC       VDD supply current     IPD-DYNAMIC       DD supply current     IPD-DYNAMIC	AVDD = 3.3 V, f <sub>SAMPLE</sub> = 2 MSPS		2.5		mA
		AVDD = 5 V, f <sub>SAMPLE</sub> = 2 MSPS		3	3.5	mA
AVDD supply current	I <sub>STATIC</sub>	AVDD = 3.3 V, SCLK off		1.8		mA
		AVDD = 5 V, SCLK off		1.9	2.5	mA
DVDD supply current <sup>(5)</sup>		DVDD = 3.3 V, SCLK = 34 MHz, SDO load 20 pF		500		μΑ
Power-down state	IPD-DYNAMIC	SCLK = 34 MHz			550	μA
AVDD supply current	I <sub>PD-STATIC</sub>	SCLK off			2.5	μA
Power-up time					1	μs

(5) DVDD consumes only dynamic current. I<sub>DVDD</sub> = C<sub>LOAD</sub> × DVDD × number of 0→1 transitions in SDO × f<sub>SAMPLE</sub>. This current is load-dependent and there is no DVDD current when the output is not toggling.

## 7.8 Timing Requirements

at DVDD<sup>(1)</sup> = 1.65 V to AVDD (unless otherwise noted); minimum and maximum values at  $T_A = -40^{\circ}$ C to +125°C, typical values at  $T_A = 25^{\circ}$ C

			MIN	NOM	MAX	UNIT
CONVER	SION CYCLE					
f <sub>SAMPLE</sub>	Sample rate (throughput rate)	SCLK = 34 MHz, 16 clock frame			2	MSPS
		ADS7947 (12 bit), SCLK = 34 MHz			2.1	
	$f_{SAMPLE MAX} = 1 / (t_{CONV MAX} + t_{ACQ MIN})$	ADS7948 (10 bit), SCLK = 34 MHz			2.57	MSPS
		ADS7949 (8 bit), SCLK = 34 MHz			3	
t <sub>ACQ</sub>	Acquisition time		80			ns
POWER I	DOWN					
t <sub>PDSU</sub>	Setup time, PDEN high to CS rising edge (see Figure 45 and Figure 46)					ns
t <sub>PDH</sub>	Hold time, $\overline{CS}$ rising edge to PDEN falling edge (see Figure 45)		20			ns
SPI INTE	RFACE TIMINGS					
t <sub>W1</sub>	Pulse duration, CS high		25			ns
		DVDD = 1.8 V	3.5			
t <sub>SU1</sub>	Setup time, $\overline{\text{CS}}$ low to first rising edge of SCLK	DVDD = 3 V	3.5			ns
		DVDD = 5 V	3.5			
t <sub>D4</sub>	Delay time, $\overline{CS}$ rising edge from conversion end (see the t <sub>CONV</sub> specification for conversion time)		10			ns
t <sub>WH</sub>	Pulse duration, SCLK high		11			ns
t <sub>WL</sub>	Pulse duration, SCLK low		11			ns
f <sub>SCLK</sub>	SCLK frequency		0.4	34	40	MHz

(1) 1.8-V specifications apply from 1.65 V to 2 V; 3-V specifications apply form 2.7 V to 3.6 V; 5-V specifications apply from 4.75 V to 5.25 V.

## 7.9 Switching Characteristics

at DVDD = 1.65 V to AVDD (unless otherwise noted); minimum and maximum values at  $T_A = -40^{\circ}$ C to +125°C, typical values at  $T_A = 25^{\circ}$ C

	PARAMETER		TEST CONDITIONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT
		ADS7947 (12 bit)				13.5	
t <sub>CONV</sub>	Conversion time	ADS7948 (10 bit)				10.5	SCLK
		ADS7949 (8 bit)				8.5	
			DVDD = 1.8 V			14.5	
t <sub>D1</sub>	Delay time, $\overline{CS}$ low to first data (D0-15) out		DVDD = 3 V			12.5	ns
			DVDD = 5 V			8.5	
			DVDD = 1.8 V			11	
t <sub>D2</sub> <sup>(2)</sup>	Delay time, SCLK falling to SDO		DVDD = 3 V			9	ns
		DVDD = 5 V			7.1		
			DVDD = 1.8 V	4			
t <sub>H1</sub>	Hold time, SCLK falling to data valid		DVDD = 3 V	3			ns
			DVDD = 5 V	2			
			DVDD = 1.8 V			15	
t <sub>D3</sub>	Delay time, $\overline{CS}$ high to SDO 3-state	DVDD = 3 V			12.5	ns	
		DVDD = 5 V			8.5		

(1) 1.8-V specifications apply from 1.65 V to 2 V; 3-V specifications apply form 2.7 V to 3.6 V; 5-V specifications apply from 4.75 V to 5.25 V.

(2) With 50-pF load.



Figure 1. Timing Diagram



## 7.10 Typical Characteristics: ADS7947, ADS7948, ADS7949

at  $T_A = 25^{\circ}C$ , DVDD = 1.8 V,  $V_{REF} = 2.5$  V, and  $f_{SAMPLE} = 2$  MSPS (unless otherwise noted)





## 7.11 Typical Characteristics: ADS7947 (12-Bit)

At  $T_A = 25$  °C, DVDD = 1.8 V,  $V_{REF} = 2.5$  V, and  $f_{SAMPLE} = 2$  MSPS (unless otherwise noted)



Copyright © 2010–2019, Texas Instruments Incorporated

Product Folder Links: ADS7947 ADS7948 ADS7949



## Typical Characteristics: ADS7947 (12-Bit) (continued)





## Typical Characteristics: ADS7947 (12-Bit) (continued)

At  $T_A = 25$ °C, DVDD = 1.8 V,  $V_{REF} = 2.5$  V, and  $f_{SAMPLE} = 2$  MSPS (unless otherwise noted)



Copyright © 2010-2019, Texas Instruments Incorporated



## Typical Characteristics: ADS7947 (12-Bit) (continued)

At  $T_A = 25$  °C, DVDD = 1.8 V,  $V_{REF} = 2.5$  V, and  $f_{SAMPLE} = 2$  MSPS (unless otherwise noted)



## Typical Characteristics: ADS7947 (12-Bit) (continued)

At  $T_A = 25^{\circ}$ C, DVDD = 1.8 V,  $V_{REF} = 2.5$  V, and  $f_{SAMPLE} = 2$  MSPS (unless otherwise noted)



Copyright © 2010–2019, Texas Instruments Incorporated



## Typical Characteristics: ADS7947 (12-Bit) (continued)

At  $T_A = 25^{\circ}$ C, DVDD = 1.8 V,  $V_{REF} = 2.5$  V, and  $f_{SAMPLE} = 2$  MSPS (unless otherwise noted)



Copyright © 2010-2019, Texas Instruments Incorporated

## 8 Detailed Description

ADS7947, ADS7948, ADS7949

## 8.1 Overview

The ADS7947 is 12-bit, miniature, dual-channel, low-power successive-approximation register (SAR) analog-todigital converter (ADC). The ADS7948 and ADS7949 are 10-bit and 8-bit devices, respectively, from the same product family. These devices feature low-power consumption at full-speed. The PDEN pin enables an auto power-down mode that further reduces power consumption at lower speeds.

## 8.2 Functional Block Diagram



## 8.3 Feature Description

### 8.3.1 Multiplexer and ADC Input

The devices feature pseudo-differential inputs with a double-pole, double-throw multiplexer. The negative inputs (AINxN) can accept swings of ±0.2 V; the positive inputs (AINxP) allow signals in the range of 0 V to  $V_{REF}$  over the negative input. The ADC converts the difference in voltage:  $V_{AINxP} - V_{AINxN}$ . This feature can be used in multiple ways.

Two signals can be connected from different sensors with unequal ground potentials (within  $\pm 0.2$  V) to a single ADC. The pseudo-differential ADC rejects common-mode offset and noise. This feature also allows the use of a single-supply op amp. The signal and the AINxN input can be offset by  $\pm 0.2$  V, which provides the ground clearance needed for a single-supply op amp.



#### Feature Description (continued)

Figure 39 shows the electrostatic discharge (ESD) diodes to supply and ground at every analog input. Make sure that these diodes do not turn on by keeping the supply voltage within the specified input range.



Figure 39. Analog Inputs

Figure 40 shows an equivalent circuit of the multiplexer and ADC sampling stage. The positive and negative inputs are separately sampled on 32-pF sampling capacitors. The multiplexer and sampling switches are represented by an ideal switch in series with a 12- $\Omega$  resistance. During sampling, the devices connect the 32-pF sampling capacitor to the ADC driver. This connection creates a glitch at the device input. TI recommends connecting a capacitor across the AINxP and AINxN terminals to reduce this glitch. A driving circuit must have sufficient bandwidth to settle this glitch within the acquisition time.



Figure 40. Input Sampling Stage Equivalent Circuit (See the *Application Information* section for details on the driving circuit.)



#### Feature Description (continued)

Figure 41 shows a timing diagram for the ADC analog input channel selection. As shown in Figure 41, the CH SEL signal selects the analog input channel to the ADC. CH SEL = 0 selects channel 0 (AIN0P – AIN0N) and CH SEL = 1 selects channel 1 (AIN1P – AIN1N). It is recommended not to toggle the CH SEL signal during an ADC acquisition phase until the device detects the first valid SCLK rising edge after the device samples the analog input. If CH SEL is toggled during this period, an erroneous output code can result because the device might detect an unsettled analog input.

CH SEL can be toggled at any time during the window specified in Figure 41; however, TI recommends selecting the desired channel after the first SCLK rising edge and before the second SCLK rising edge. This timing ensures that the multiplexer output is settled before the ADC starts acquisition of the analog input.



(1) *N* indicates the 14th SCLK rising edge for the ADS7947 (12 bit), the 11th rising edge for the ADS7948 (10 bit), and the ninth rising edge for the ADS7949 (8 bit).

Figure 41. ADC Analog Input Channel Selection

#### 8.3.2 Reference

The ADS7947, ADS7948, and ADS7949 use an external reference voltage during the conversion of a sampled signal. The devices switch the capacitors used in the conversion process to the reference terminal during conversion. The switching frequency is the same as the SCLK frequency. The REF terminal must be decoupled to REFGND with a 1- $\mu$ F ceramic capacitor in order to get the best noise performance from the device. The capacitor must be placed closest to these pins. The reference input can be driven with the REF50xx series precision references from TI. Figure 42 shows a typical reference driving circuit.

For convenience, AVDD can be used as a reference. The ADS794x allow reference ranges up to AVDD. However, make sure that AVDD is well-bypassed and that there is a separate bypass capacitor between REF and REFGND.



(1) Select the appropriate device as described by the required reference value. For example, select the REF5040 for a 4-V reference, the REF5030 for a 3-V reference, and the REF5025 for a 2.5-V reference. Ensure that (AVDD - REF) > 0.2 V so that the REF50xx functions properly.





#### Feature Description (continued)

#### 8.3.3 Clock

The ADS794x use SCLK for conversions (typically 34 MHz). A lower frequency SCLK can be used for applications requiring sample rates less than 2 MSPS. However, using a 34-MHz SCLK and slowing down the device speed by choosing a lower frequency for  $\overline{CS}$  is better, which allows more acquisition time. This configuration relaxes constraints on the output impedance of the driving circuit. See the *Application Information* section for a calculation of the driving circuit output impedance.

#### 8.3.4 ADC Transfer Function

The ADS7947 (12 bit), ADS7948 (10 bit), and ADS7949 (8 bit) devices are unipolar, pseudo-differential input devices. The ADC output is in straight binary format. Figure 43 shows ideal characteristics for this family of devices. Here, FSR is the full-scale range for the ADC input (AINxP – AINxN) and is equal to the reference input voltage to the ADC ( $V_{REF}$ ). 1 LSB is equal to ( $V_{REF} / 2^N$ ) where *N* is the resolution of the ADC (for example, N = 12 for the ADS7947).



Figure 43. ADS7947, ADS7948, and ADS7949 Transfer Characteristics

#### 8.3.5 Power-Down

The ADS7947, ADS7948, and ADS7949 family of devices offers an easy-to-use power-down feature available through a dedicated PDEN pin (pin 12). A high level on PDEN at the CS rising edge enables the power-down mode for that particular cycle. Figure 44 to Figure 46 illustrate device operation with power-down in both 32-clock and 16-clock mode.

Many applications must slow device operation. For speeds below approximately 500 kSPS, the 32-clock mode can be used with power-down. This capability results in considerable power savings.

As illustrated in Figure 44, PDEN is held at a logic '1' level. The device observes the PDEN status only at the  $\overline{CS}$  rising edge; however, for continuous low-speed operation, continuously hold PDEN = 1. The devices detect power-down mode on the  $\overline{CS}$  rising edge with PDEN = 1.



### Feature Description (continued)



Figure 44. Operation With a 32-Clock Frame in Power-Down Mode (PDEN = 1)

On the  $\overline{CS}$  falling edge, the devices start normal operation as previously described. The devices complete conversions on the 14th SCLK rising edge. (Conversions complete on the 11th and ninth SCLK rising edge for 10-bit and 8-bit devices, respectively.) The devices enter the power-down state immediately after conversions complete. However, the devices can still output data as per the timings described previously. The devices consume dynamic power-down current (I<sub>PD-DYNAMIC</sub>) during data out operations. TI recommends stopping the clock after the 32nd SCLK falling edge to further save power down to the *static power-down current* level (I<sub>PD-STATIC</sub>). The <u>devices power up again on the SCLK rising edge</u>. However, they require an extra 1 $\mu$ s to power up completely. CS must be high for the 1 $\mu$ s + t<sub>ACQ</sub> (min) period.

In some applications, data collection is accomplished in burst mode. The system powers down after data collection. 16-clock mode is convenient for these applications. Figure 45 and Figure 46 detail power saving in 16-clock burst mode.

As illustrated in Figure 45, the two frames capturing the N-1 and Nth samples are normal 16-clock frames. Keeping PDEN = 1 prior to the CS rising edge in the next frame ensures that the devices detect the power-down mode. Data from the Nth sample are read during this frame. The Nth sample represents the last data of interest in the burst of conversions. The devices enter power-down state after the end of conversions. This state is the 14th, 11th, or ninth SCLK rising edge for the 12-, 10-, and 8-bit devices, respectively. The clock can be stopped after the 14th SCLK falling edge; however, TI still recommends stopping the clock after the 16th SCLK falling edge. There must be no more than 29 SCLK falling edges during the CS low period. This limitation ensures that the devices remain in 16-clock mode.

The devices remain in a power-down state as long as  $\overline{CS}$  is low. A  $\overline{CS}$  rising edge with PDEN = 0 brings the devices out of the power-down state. Ensure that the  $\overline{CS}$  high time for the first sample after power up is more than 1 µs + t<sub>ACQ</sub> (min).



### Feature Description (continued)



Figure 45. Entry Into Power-Down With 16-Clock Burst Mode



Figure 46. Exit From Power-Down With 16-Clock Burst Mode

#### 8.4 Device Functional Modes

### 8.4.1 Device Operation

The ADS7947, ADS7948, and ADS7949 are typically operated with either a 16-clock frame or 32-clock frame for ease of interfacing with the host processor.



#### 8.5 Programming

#### 8.5.1 16-Clock Frame

Figure 47 through Figure 49 illustrate the devices operating in 16-clock mode. This mode is the fastest mode for device operation. In this mode, the devices output data from previous conversions while converting the recently sampled signal.

As shown in Figure 47, the ADS7947 starts acquisition of the analog input from the 14th rising edge of SCLK. The device samples the input signal on the CS falling edge. SDO comes out of 3-state and the device outputs the MSB on the CS falling edge. The device outputs the next lower SDO bits on every SCLK falling edge after the SCLK rising edge. The data correspond to the sample and conversion completed in the previous frame. During a CS low period, the device converts the recently sampled signal and uses SCLK for conversions. The number of clocks needed for a conversion for 12-bit and 8-bit devices are different. For the ADS7947, conversion is complete on the 14th SCLK rising edge. CS can be high at any time after the 14th SCLK rising edge. The CS rising edge after the 14th SCLK rising edge and before the 29th SCLK falling edge keeps the device in the 16-clock data frame. The device output goes to 3-state with CS high.





SCLK can also be stopped after the 14th SCLK rising edge.

Figure 48 and Figure 49 illustrate the 16-clock mode operation for the ADS7948 and ADS7949, respectively. The operation for these 10-bit and 8-bit devices is identical to the ADS7947 except that the conversion ends on different edges of SCLK. For the ADS7948, the conversion ends and acquisition starts on the 11th SCLK rising edge. For the ADS7949, the device uses the ninth SCLK rising edge for the conversion end and acquisition start. Similar to the ADS7947, CS can go high and SCLK can be stopped when the device enters acquisition.







## **Programming (continued)**



Figure 49. ADS7949 Operating in 16-Clock Mode Without Power-Down (PDEN = 0)

### 8.5.2 32-Clock Frame

Figure 50 through Figure 52 illustrate the devices operating in 32-clock mode. In this mode, the devices convert and output the data from the most recent sample before taking the next sample.







Figure 51. ADS7948 Operating in 32-Clock Frame Without Power-Down (PDEN = 0)

## **Programming (continued)**



Figure 52. ADS7949 Operating in 32-Clock Frame Without Power-Down (PDEN = 0)

 $\overline{\text{CS}}$  can be held low past the 16th falling edge of SCLK. The device continues to output recently converted data starting with the 16th SCLK falling edge. If  $\overline{\text{CS}}$  is held low until the 30th SCLK falling edge, then the device detects 32-clock mode. The device data from recent conversions are already out with no latency before the 30th SCLK falling edge. When 32-clock mode is detected, the device outputs 16 zeros during the next conversion (in fact, for the first 16 clocks), unlike 16-clock mode where the device <u>outputs</u> the previous conversion result. SCLK can be stopped after the device has seen the 30th falling edge with  $\overline{\text{CS}}$  low.

## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The device employs a sample-and-hold stage at the input; see Figure 40 for a typical equivalent circuit of a sample-and-hold stage. The device connects a 32-pF sampling capacitor during sampling. This configuration results in a glitch at the input terminals of the device at the start of the sample. The external circuit must be designed in such a way that the input can settle to the required accuracy during the sampling time chosen. Figure 53 shows a typical driving circuit for the analog inputs.



Figure 53. Typical Input Driving Circuit



### **Application Information (continued)**

The 470-pF capacitor across the AINxP and AINxN terminals decouples the driving op amp from the sampling glitch. Splitting the series resistance of the input filter in two equal values is recommended, as shown in Figure 53. Both input terminals are recommended to have the same impedance from the external circuit. The low-pass filter at the input limits noise bandwidth of the driving op amp. Select the filter bandwidth so that the full-scale step at the input can settle to the required accuracy during the sampling time. Equation 1, Equation 2, and Equation 3 are useful for filter component selection.

Filter Time Constant  $(t_{AU}) = \frac{\text{Sampling Time}}{\text{Settling Resolution } \times \ln(2)}$ 

Where:

Settling resolution is the accuracy in LSB to which the input needs to settle. A typical settling resolution for the 12-bit device is 13 or 14. (1)

Filter Time Constant 
$$(t_{AU}) = R \times C$$
 (2)

Filter Bandwidth = 
$$\frac{1}{2 \times \pi \times t_{AU}}$$

Also, make sure the driving op amp bandwidth does not limit the signal bandwidth below filter bandwidth. In many applications, signal bandwidth can be much lower than filter bandwidth. In this case, an additional low-pass filter can be used at the input of the driving op amp. This signal filter bandwidth can be selected in accordance with the input signal bandwidth.

#### 9.1.1 Driving an ADC Without a Driving Op Amp

There are some low input signal bandwidth applications, such as battery power monitoring or mains monitoring. For these applications, an ADC does not have to be operated at high sampling rates and, preferrably, avoid using a driving op amp from a cost perspective. In this case, the ADC input observes the impedance of the signal source (such as a battery or mains transformer). This section elaborates the effects of source impedance on sampling frequency.

#### Equation 1 can be rewritten as Equation 4:

Sampling Time = Filter Time Constant  $\times$  Settling Resolution  $\times$  In(2)

As shown in Figure 54, use a bypass capacitor across the positive and negative ADC input terminals.



Figure 54. Driving an ADC Without a Driving Op Amp

Source impedance ( $R_{SOURCE} + R_1$ ) with ( $C_{BYPASS} + C_{SAMPLE}$ ) acts as a low-pass filter with Equation 5: Filter Time Constant = ( $R_{SOURCE} + R_1$ ) × ( $C_{BYPASS} + C_{SAMPLE}$ )

Where:

C<sub>SAMPLE</sub> is the internal sampling capacitance of the ADC (equal to 32 pF).

(5)

(3)

(4)

Table 1 lists the recommended bypass capacitor values and the filter time constant for different source resistances. Use a 10-pF bypass capacitor, at minimum.

Copyright © 2010–2019, Texas Instruments Incorporated

## Application Information (continued) Table 1. Filter Time Constant versus Source Resistance

R <sub>SOURCE</sub> (Ω)	R <sub>SOURCE</sub> + R <sub>1</sub>	APPROXIMATE C <sub>BYPASS</sub> (pF)	C <sub>BYPASS</sub> + C <sub>SAMPLE</sub> (pF)	FILTER TIME CONSTANT (ns)
15	20	370	400	8
25	30	235	267	8
50	55	115	145	8
100	105	44	76	8
180	185	10	43.2	8
250	255	10	42	10.7
1000	1005	10	42	42.2
5000	5005	10	42	210.2
unically cottling roo	alution is colocted a	(ADC resolution + 2)	For the ADS7047 (1)	) hit) the ideal acttline

Typically, settling resolution is selected as (ADC resolution + 2). For the ADS7947 (12-bit) the ideal settling resolution is 14. Using equations Equation 2 and Equation 3, the sampling time can be easily determined for a given source impedance. This resolution allows 80 ns of sampling time for a 12-bit ADC with 8 ns of filter time constant, which matches the ADS7947 specifications. For source impedances above 180  $\Omega$ , the filter time constant continues to increase beyond the 8 ns required for an 80-ns sampling time. This incrementation increases the minimum permissible sampling time for the 12-bit settling and the device must be operated at a lower sampling rate.

The device sampling rate can be maximized by using a 34-MHz clock even for lower throughputs. Table 2 shows typical calculations for the ADS7947(12-bit).

R <sub>SOURCE</sub> (Ω)	C <sub>BYPASS</sub> (pF)	SAMPLING TIME, t <sub>ACQ</sub> (ns)	CONVERSION TIME, t <sub>CONV</sub> (ns)	CYCLE TIME, t <sub>ACQ</sub> + t <sub>CONV</sub> (ns)	SAMPLING RATE (MSPS)
180	10	80	397 (with 34MHz clock)	477	2
250	10	107	397 (with 34MHz clock)	504	1.98
1000	10	422	397 (with 34MHz clock)	819	1.2
5000	10	2102	397 (with 34MHz clock)	2499	0.4

Table 2. Sampling Frequency versus Source Impedance for the ADS7947 (12-Bit)

An 1000-ns additional sampling time must be allowed over what is shown in Table 2 if PDEN (pin 12) is set high.

## **10** Power Supply Recommendations

The device has two separate power supplies; AVDD and DVDD. The device operates on AVDD; DVDD is used for the interface circuits, AVDD and DVDD can be independently set to any value within the permissible ranges. Decouple the AVDD and DVDD pins individually with 1-µF ceramic decoupling capacitors. The decoupling capacitors must be placed as close as possible to the device.

**ISTRUMENTS** 

EXAS



## www.ti.com 11 Layout

## 11.1 Layout Guidelines

ADCs are mixed-signal devices. For maximum performance, proper decoupling, grounding, and proper termination of digital signals is essential. Figure 55 shows the essential components around the ADC. All capacitors shown are ceramic. These decoupling capacitors must be placed close to the respective signal pins.

There is a 47- $\Omega$  source series termination resistor shown on the SDO signal. This resistor must be placed as close to pin 15 as possible. Series terminations for SCLK and  $\overline{CS}$  must be placed close to the host.



Figure 55. Recommended ADC Schematic



### 11.2 Layout Example

A common ground plane for both analog and digital often gives better results. Typically, the second PCB layer is the ground plane. The ADC ground pins are returned to the ground plane through multiple vias (PTH). Good practice is to place analog components on one side and digital components on other side of the ADC (or ADCs). All signals must be routed, assuming there is a split ground plane for analog and digital. Furthermore, splitting the ground initially during layout is better. Route all analog and digital traces so that the traces see the respective ground all along the second layer. Then short both grounds to form a common ground plane. Figure 56 shows a typical layout around the ADC.



Figure 56. Recommended ADC Layout (Only top layer is shown, second layer is common ground for analog and digital)



## **12 Device and Documentation Support**

#### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

PARTS	PRODUCT FOLDER	ORDER NOW	DER NOW TECHNICAL DOCUMENTS S		SUPPORT & COMMUNITY
ADS7947	Click here	Click here	Click here	Click here	Click here
ADS7948	Click here	Click here	Click here	Click here	Click here
ADS7949	Click here	Click here	Click here	Click here	Click here

#### Table 3. Related Links

#### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.3 Community Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(=)			(-)	(4)	(5)		(-)
ADS7947SRTER	Active	Production	WQFN (RTE)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7947
ADS7947SRTER.A	Active	Production	WQFN (RTE)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7947
ADS7947SRTERG4	Active	Production	WQFN (RTE)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7947
ADS7947SRTERG4.A	Active	Production	WQFN (RTE)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7947
ADS7947SRTET	Active	Production	WQFN (RTE)   16	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7947
ADS7947SRTET.A	Active	Production	WQFN (RTE)   16	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7947
ADS7948SRTER	Active	Production	WQFN (RTE)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7948
ADS7948SRTER.A	Active	Production	WQFN (RTE)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7948
ADS7948SRTET	Active	Production	WQFN (RTE)   16	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7948
ADS7948SRTET.A	Active	Production	WQFN (RTE)   16	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7948
ADS7949SRTER	Active	Production	WQFN (RTE)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7949
ADS7949SRTER.A	Active	Production	WQFN (RTE)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7949
ADS7949SRTET	Active	Production	WQFN (RTE)   16	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7949
ADS7949SRTET.A	Active	Production	WQFN (RTE)   16	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7949

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



## PACKAGE OPTION ADDENDUM

17-Jun-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Texas

STRUMENTS

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS7947SRTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS7947SRTERG4	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS7947SRTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS7948SRTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS7948SRTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS7949SRTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS7949SRTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



## PACKAGE MATERIALS INFORMATION

24-Jul-2025



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS7947SRTER	WQFN	RTE	16	3000	353.0	353.0	32.0
ADS7947SRTERG4	WQFN	RTE	16	3000	353.0	353.0	32.0
ADS7947SRTET	WQFN	RTE	16	250	213.0	191.0	35.0
ADS7948SRTER	WQFN	RTE	16	3000	353.0	353.0	32.0
ADS7948SRTET	WQFN	RTE	16	250	213.0	191.0	35.0
ADS7949SRTER	WQFN	RTE	16	3000	353.0	353.0	32.0
ADS7949SRTET	WQFN	RTE	16	250	213.0	191.0	35.0

## **RTE 16**

3 x 3, 0.5 mm pitch

## **GENERIC PACKAGE VIEW**

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# **RTE0016C**



## **PACKAGE OUTLINE**

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



## **RTE0016C**

## **EXAMPLE BOARD LAYOUT**

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



## **RTE0016C**

# **EXAMPLE STENCIL DESIGN**

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated