

# 1.2-V, 12-/10-/8-BIT, 200-KSPS/100-KSPS, MICRO-POWER, MINIATURE ANALOG-TO-DIGITAL CONVERTER WITH SERIAL INTERFACE

### **FEATURES**

- Single 1.2-V to 3.6-V Supply Operation
- **High Throughput** 
  - -200/240/280KSPS for 12/10/8-Bit  $V_{DD} \ge 1.6 \text{ V}$
  - 100/120/140KSPS for 12/10/8-Bit  $V_{DD} \ge 1.2 \text{ V}$
- ±1.5LSB INL, 12-Bit NMC (ADS7866)
- 71 dB SNR, -83 dB THD at  $f_{IN} = 30$  kHz (ADS7866)
- Synchronized Conversion with SCLK
- **SPI Compatible Serial Interface**
- No Pipeline Delays
- **Low Power** 
  - 1.39 mW Typ at 200 KSPS,  $V_{DD} = 3.6$  V
  - 0.39 mW Typ at 200 KSPS,  $V_{DD} = 1.6 \text{ V}$
  - $0.22 \text{ mW Typ at } 100 \text{ KSPS}, V_{DD} = 1.2 \text{ V}$
- Auto Power-Down: 8 nA Typ, 300 nA Max
- 0 V to V<sub>DD</sub> Unipolar Input Range
- 6-Pin SOT-23 Package

### **APPLICATIONS**

- **Battery Powered Systems**
- **Isolated Data Acquisition**
- **Medical Instruments**
- **Portable Communication**
- **Portable Data Acquisition Systems**
- **Automatic Test Equipment**

#### DESCRIPTION


The ADS7866/67/68 are low power, miniature, 12/10/8-bit A/D converters each with a unipolar, single-ended input. These devices can operate from a single 1.6 V to 3.6 V supply with a 200-KSPS throughput for ADS7866. In addition, these devices can maintain at least a 100-KSPS throughput with a supply as low as 1.2 V.

The sampling, conversion, and activation of digital output SDO are initiated on the falling edge of  $\overline{CS}$ . The serial clock SCLK is used for controlling the conversion rate and shifting data out of the converter. Furthermore, SCLK provides a mechanism to allow digital host processors to synchronize with the converter. These converters interface micro-processors or DSPs through a high-speed SPI compatible serial interface. There are no pipeline delays associated with the device.

The minimum conversion time is determined by the frequency of the serial clock input, SCLK, while the maximum frequency of SCLK is determined by the minimum sampling time required to charge the input capacitance to 12/10/8-bit accuracy for ADS7866/67/68, respectively. The maximum throughput is determined by how often a conversion is initiated when the minimum sampling time is met and the maximum SCLK frequency is used. Each device automatically powers down after each conversion, which allows each device to save power when the throughput is reduced while using the maximum SCLK frequency.

The converter reference is taken internally from the supply. Hence, the analog input range for these devices is 0 V to V<sub>DD</sub>.

These devices are available in a 6-pin SOT-23 package and are characterized over the industrial -40°C to 85°C temperature range.



#### Micro-Power Miniature SAR Converter Family

RESOLUTION/SPEED	< 200 KSPS	1 MSPS - 1.25 MSPS
12-Bit	ADS7866 (1.2 V <sub>DD</sub> to 3.6 V <sub>DD</sub> )	ADS7886 (2.35 V <sub>DD</sub> to 5.25 V <sub>DD</sub> )
10-Bit	ADS7867 (1.2 V <sub>DD</sub> to 3.6 V <sub>DD</sub> )	ADS7887 (2.35 V <sub>DD</sub> to 5.25 V <sub>DD</sub> )
8-Bit	ADS7868 (1.2 V <sub>DD</sub> to 3.6 V <sub>DD</sub> )	ADS7888 (2.35 V <sub>DD</sub> to 5.25 V <sub>DD</sub> )



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## ORDERING INFORMATION(1)

MODEL	MAXIMUM INTEGRAL LINEARITY (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	NO MISSING CODES RESOLULTION (BIT)	PACKAGE TYPE	PACKAGE MARKING (SYMBOL)	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
ADS7866I	±1.5	-1/+1.5	12	SOT23-6	A66Y	DBV	-40°C to 85°C	ADS7866IDBVT	Small tape and reel, 250
ADS7866I	±1.5	-1/+1.5	12	SOT23-6	A66Y	DBV	-40°C to 85°C	ADS7866IDBVR	Tape and reel, 3000
ADS7867I	±0.5	±0.5	10	SOT23-6	A67Y	DBV	-40°C to 85°C	ADS7867IDBVT	Small tape and reel, 250
ADS7867I	±0.5	±0.5	10	SOT23-6	A67Y	DBV	-40°C to 85°C	ADS7867IDBVR	Tape and reel, 3000
ADS7868I	±0.5	±0.5	8	SOT23-6	A68Y	DBV	-40°C to 85°C	ADS7868IDBVT	Small tape and reel, 250
ADS7868I	±0.5	±0.5	8	SOT23-6	A68Y	DBV	-40°C to 85°C	ADS7868IDBVR	Tape and reel, 3000

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)

			RATING
	V <sub>DD</sub> to GND		−0.3 V to 4.0 V
	Analog input voltage to GND  Digital input voltage to GND  Digital output voltage to GND  Operating free-air temperature range  Storage temperature range  Junction temperature  SOT-23 Package   ### Operating ###	-0.3 V to V <sub>DD</sub> + 0.3 V	
		−0.3 V to 4.0 V	
	Digital output voltage	-0.3 V to V <sub>DD</sub> + 0.3 V	
Γ <sub>A</sub>	Operating free-air tem	perature range	-40°C to 85°C
Γ <sub>STORAGE</sub>	Storage temperature	range	–65°C to 150°C
Γ <sub>J</sub>	Junction temperature		150°C
	COT 00 Parks	θ <sub>JA</sub> Thermal impedance	110.9°C/W
	SOT-23 Package	θ <sub>JC</sub> Thermal impedance	22.31°C/W
	Lead temperature,	Vapor phase (10–40 sec)	250°C
	soldering	Infrared (10–30 sec)	260°C
	ESD		3 kV





## SPECIFICATIONS, ADS7866

At –40°C to 85°C,  $f_{SAMPLE}$  = 200 KSPS and  $f_{SCLK}$  = 3.4 MHz if 1.6 V  $\leq$  V  $_{DD}$   $\leq$  3.6 V;  $f_{SAMPLE}$  = 100 KSPS and  $f_{SCLK}$  = 1.7 MHz if 1.2 V  $\leq$  V  $_{DD}$  < 1.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SYSTEM	PERFORMANCE					
	Resolution			12		Bits
	No missing codes		12			Bits
	Integral linearity		-1.5		1.5	LSB <sup>(1)</sup>
	Differential linearity		-1		1.5	LSB
	011 (0)	1.2 V ≤ V <sub>DD</sub> < 1.6 V	-2		2	
	Offset error <sup>(2)</sup>	1.6 V ≤ V <sub>DD</sub> ≤ 3.6 V	-3		3	LSB
	0 : (2)	1.2 V ≤ V <sub>DD</sub> < 1.6 V	-2		2	
	Gain error <sup>(3)</sup>	1.6 V ≤ V <sub>DD</sub> ≤ 3.6 V	-2		2	LSB
	<b>T</b>	1.2 V ≤ V <sub>DD</sub> < 1.6 V	-2.5		2.5	
	Total unadjusted error <sup>(4)</sup>	1.6 V ≤ V <sub>DD</sub> ≤ 3.6 V	-3.5		3.5	LSB
SAMPLIN	NG DYNAMICS (See Timing C	Characteristics Section)				
t <sub>CONVERT</sub>	Conversion time	f <sub>SCLK</sub> = 3.4 MHz, 13 SCLK cycles	3.82			μs
t <sub>SAMPLE</sub>	Acquisition time	$f_{SCLK} = 3.4 \text{ MHz}, 1.6 \text{ V} \le V_{DD} \le 3.6 \text{ V}$	0.64			μs
f <sub>SAMPLE</sub>	Throughput rate	$f_{SCLK} = 3.4 \text{ MHz}, 1.6 \text{ V} \le V_{DD} \le 3.6 \text{ V}$			200	KSPS
	Aperture delay			10		ns
	Aperture jitter			40		ps
DYNAMIC	C CHARACTERISTICS	1				
	Signal-to-noise	$f_{IN} = 30 \text{ kHz}, 1.2 \text{ V} \le V_{DD} < 1.6 \text{ V}$		68		
SINAD	and distortion	$f_{IN} = 30 \text{ kHz}, 1.6 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	69	70		dB
0110	0	$f_{IN} = 30 \text{ kHz}, 1.2 \text{ V} \le V_{DD} < 1.6 \text{ V}$		70		
SNR	Signal-to-noise ratio	$f_{IN} = 30 \text{ kHz}, 1.6 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	70	71		dB
T	<b>-</b>	$f_{IN} = 30 \text{ kHz}, 1.2 \text{ V} \le V_{DD} < 1.6 \text{ V}$		-70		
THD	Total harmonic distortion (5)	$f_{IN} = 30 \text{ kHz}, 1.6 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$		-83		dB
0500	Spurious free dynamic	$f_{IN} = 30 \text{ kHz}, 1.2 \text{ V} \le V_{DD} < 1.6 \text{ V}$		75		
SFDR	range	$f_{IN} = 30 \text{ kHz}, 1.6 \text{ V} \le V_{DD} \le 3.6 \text{ V}$		85		dB
		At 0.1 dB, 1.2 V ≤ V <sub>DD</sub> < 1.6 V		2		
	<b>-</b>	At 0.1 dB, 1.6 V ≤ V <sub>DD</sub> ≤ 3.6 V		4		l
	Full-power bandwidth (6)	At 3 dB, 1.2 V ≤ V <sub>DD</sub> < 1.6 V		3		MHz
		At 3 dB, $1.6 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$		8		
ANALOG	INPUT					
	Full-scale input span <sup>(7)</sup>	VIN – GND	0		$V_{DD}$	V
Cs	Input capacitance			12		pF
	Input leakage current		-1		1	μΑ
DIGITAL	INPUT	-1	<u> </u>			
	Logic family , CMOS					
		1.2 V ≤ V <sub>DD</sub> < 1.6 V	0.7×V <sub>DD</sub>		3.6	
.,		1.6 V ≤ V <sub>DD</sub> < 1.8 V	0.7×V <sub>DD</sub>		3.6	l
$V_{IH}$	Input logic high level	1.8 V ≤ V <sub>DD</sub> < 2.5 V	0.7×V <sub>DD</sub>		3.6	V
		$2.5 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	2		3.6	Ì

- LSB = Least Significant Blt
- The difference in the first code transition 000...000 to 000...001 from the ideal value of GND + 1 LSB.
- The difference in the last code transition 011...111 to 111...111 from the ideal value of  $V_{DD}$  1 LSB with the offset error removed.
- The absolute difference from the ideal transfer function of the converter. This specification is similar to INL error except the effects of offset error and gain error are included.
  The 2nd through 10th harmonics are used to determine THD.
- Input frequency where the amplitude of the digitized signal has decreased by 0.1 dB or 3 dB.
- (7) Ideal input span which does not include gain or offset errors.



# **SPECIFICATIONS, ADS7866 (continued)**

At  $-40^{\circ}$ C to 85°C,  $f_{SAMPLE}$  = 200 KSPS and  $f_{SCLK}$  = 3.4 MHz if 1.6 V  $\leq$  V<sub>DD</sub>  $\leq$  3.6 V;  $f_{SAMPLE}$  = 100 KSPS and  $f_{SCLK}$  = 1.7 MHz if 1.2 V  $\leq$  V<sub>DD</sub> < 1.6 V (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		$1.2 \text{ V} \le \text{V}_{DD} < 1.6 \text{ V}$	-0.2		$0.2 \times V_{DD}$			
√ <sub>IL</sub>	Input logic low level	$1.6 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V}$		-0.2		$0.2 \times V_{DD}$	V	
v IL	input logic low level	$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.5 \text{ V}$		-0.2		$0.3 \times V_{DD}$	V	
		$2.5~V \leq V_{DD} \leq 3.6~V$		-0.2		0.8		
I <sub>SCLK</sub>	SCLK pin leakage current	Digital input = 0 V or	V <sub>DD</sub>	-1	0.02	1	μΑ	
lcs	CS pin leakage current				±1		μΑ	
C <sub>IN</sub>	Digital input pin capacitance					10	pF	
DIGITAL	OUTPUT					'		
V <sub>OH</sub>	Output logic high level	I <sub>SOURCE</sub> = 200 μA		V <sub>DD</sub> -0.2		$V_{DD}$	V	
V <sub>OL</sub>	Output logic low level	I <sub>SINK</sub> = 200 μA		0		0.2	٧	
I <sub>SDO</sub>	SDO pin leakage current	Floating output		-1		1	μA	
C <sub>OUT</sub>	Digital output pin capacitance	Floating output				10	pF	
	Data format, straight binary							
POWER	SUPPLY REQUIREMENTS					I		
V <sub>DD</sub>	Supply voltage			1.2		3.6	V	
	*		$f_{SAMPLE}$ = 200 KSPS, $f_{SCLK}$ = 3.4 MHz, $V_{DD}$ = 3.6 V		385	500		
			f <sub>SAMPLE</sub> = 100 KSPS, f <sub>SCLK</sub> = 3.4 MHz, V <sub>DD</sub> = 3.6 V		193			
			$f_{SAMPLE} = 50 \text{ KSPS}, f_{SCLK} = 3.4 \text{ MHz}, V_{DD} = 3.6 \text{ V}$		97		— μA — μA	
			f <sub>SAMPLE</sub> = 20 KSPS, f <sub>SCLK</sub> = 3.4 MHz, V <sub>DD</sub> = 3.6 V		39			
			$f_{SAMPLE} = 200 \text{ KSPS}, f_{SCLK} = 3.4 \text{ MHz}, V_{DD} = 3 \text{ V}$		340			
			$f_{SAMPLE} = 100 \text{ KSPS}, f_{SCLK} = 3.4 \text{ MHz}, V_{DD} = 3 \text{ V}$		170			
			f <sub>SAMPLE</sub> = 50 KSPS, f <sub>SCLK</sub> = 3.4 MHz, V <sub>DD</sub> = 3 V		85			
			f <sub>SAMPLE</sub> = 20 KSPS, f <sub>SCLK</sub> = 3.4 MHz, V <sub>DD</sub> = 3 V		35			
			f <sub>SAMPLE</sub> = 200 KSPS, f <sub>SCLK</sub> = 3.4 MHz, V <sub>DD</sub> = 2.5 V		305			
			$f_{SAMPLE} = 100 \text{ KSPS, } f_{SCLK} = 3.4 \text{ MHz, } V_{DD} = 2.5 \text{ V}$		153			
			f <sub>SAMPLE</sub> = 50 KSPS, f <sub>SCLK</sub> = 3.4 MHz, V <sub>DD</sub> = 2.5 V		77		μΑ	
I <sub>DD</sub>	Supply current,	Digital inputs = 0 V	f <sub>SAMPLE</sub> = 20 KSPS, f <sub>SCLK</sub> = 3.4 MHz, V <sub>DD</sub> = 2.5 V		31			
55	normal operation	or V <sub>DD</sub>	f <sub>SAMPLE</sub> = 200 KSPS, f <sub>SCLK</sub> = 3.4 MHz, V <sub>DD</sub> = 1.8 V		256			
			$f_{SAMPLE} = 100 \text{ KSPS, } f_{SCLK} = 3.4 \text{ MHz, } V_{DD} = 1.8 \text{ V}$		128			
			f <sub>SAMPLE</sub> = 50 KSPS, f <sub>SCLK</sub> = 3.4 MHz, V <sub>DD</sub> = 1.8 V	65			μA	
			f <sub>SAMPLE</sub> = 20 KSPS, f <sub>SCLK</sub> = 3.4 MHz, V <sub>DD</sub> = 1.8 V		26		-	
			f <sub>SAMPLE</sub> = 200 KSPS, f <sub>SCLK</sub> = 3.4 MHz, V <sub>DD</sub> = 1.6 V		241	330		
			f <sub>SAMPLE</sub> = 100 KSPS, f <sub>SCLK</sub> = 3.4 MHz, V <sub>DD</sub> = 1.6 V		121			
			f <sub>SAMPLE</sub> = 50 KSPS, f <sub>SCLK</sub> = 3.4 MHz, V <sub>DD</sub> = 1.6 V				μA	
			$f_{SAMPLE} = 20 \text{ KSPS}, f_{SCLK} = 3.4 \text{ MHz}, V_{DD} = 1.6 \text{ V}$		25			
			$f_{SAMPLE} = 100 \text{ KSPS, } f_{SCLK} = 1.7 \text{ MHz, } V_{DD} = 1.2 \text{ V}$		186	250		
			f <sub>SAMPLE</sub> = 50 KSPS, f <sub>SCLK</sub> = 1.7 MHz, V <sub>DD</sub> = 1.2 V			μΑ		
			f <sub>SAMPLE</sub> = 20 KSPS, f <sub>SCLK</sub> = 1.7 MHz, V <sub>DD</sub> = 1.2 V		37		<b>I</b>	
I <sub>DD</sub>	Power-down mode	SCLK on or off	SAWIFEE 23 TO STORE TO THE STORE THE		0.008	0.3	μA	
	DISSIPATION						In. 1	
		f <sub>SAMPLE</sub> = 200 KSPS	, f <sub>SCLK</sub> = 3.4 MHz, V <sub>DD</sub> = 3.6 V		1.39	1.80		
	Normal operation		, f <sub>SCLK</sub> = 3.4 MHz, V <sub>DD</sub> = 1.6 V		0.39	0.53	mW	
	operation		, f <sub>SCLK</sub> = 1.7 MHz, V <sub>DD</sub> = 1.2 V		0.22	0.3		
	Power-down mode	SCLK on or off, V <sub>DD</sub>			1.08	0.0	μW	
TEMPE	RATURE RANGE	COLIT OIL OII, VDD	- 0.0 v		1.00		μνν	
	Specified performance			-40		85	°C	





## SPECIFICATIONS, ADS7867

At –40°C to 85°C,  $f_{SAMPLE}$  = 240 KSPS and  $f_{SCLK}$  = 3.4 MHz if 1.6 V  $\leq$  V  $_{DD}$   $\leq$  3.6 V;  $f_{SAMPLE}$  = 120 KSPS and  $f_{SCLK}$  = 1.7 MHz if 1.2 V  $\leq$  V  $_{DD}$  < 1.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SYSTEM	PERFORMANCE					
	Resolution			10		Bits
	No missing codes		10			Bits
	Integral linearity		-0.5		0.5	LSB <sup>(1)</sup>
	Differential linearity		-0.5		0.5	LSB
	0" (2)	1.2 V ≤ V <sub>DD</sub> < 1.6 V	-0.75		0.75	
	Offset error <sup>(2)</sup>	1.6 V ≤ V <sub>DD</sub> ≤ 3.6 V	-1		1	LSB
	0 (0)	1.2 V ≤ V <sub>DD</sub> < 1.6 V	-0.5		0.5	
	Gain error <sup>(3)</sup>	1.6 V ≤ V <sub>DD</sub> ≤ 3.6 V	-0.5		0.5	LSB
	T . I . I . (4)	1.2 V ≤ V <sub>DD</sub> < 1.6 V	-2		2	
	Total unadjusted error <sup>(4)</sup>	1.6 V ≤ V <sub>DD</sub> ≤ 3.6 V	-2		2	LSB
SAMPLIN	IG DYNAMICS (See Timing Ch	paracteristics Section)	II.			
CONVERT	Conversion time	f <sub>SCLK</sub> = 3.4 MHz, 11 SCLK cycles	3.235			μs
t <sub>SAMPLE</sub>	Acquisition time	$f_{SCLK} = 3.4 \text{ MHz}, 1.6 \text{ V} \le V_{DD} \le 3.6 \text{ V}$	0.64			μs
f <sub>SAMPLE</sub>	Throughput rate	f <sub>SCLK</sub> = 3.4 MHz, 1.6 V ≤ V <sub>DD</sub> ≤ 3.6 V			240	KSPS
	Aperture delay			10		ns
	Aperture jitter			40		ps
DYNAMIC	CHARACTERISTICS					
	Signal-to-noise and distortion	f <sub>SAMPLE</sub> = 100 KSPS, f <sub>IN</sub> = 30 kHz, 1.2 V ≤ V <sub>DD</sub> < 1.6 V		61		
		$f_{SAMPLE} = 200 \text{ KSPS}, f_{IN} = 30 \text{ kHz}, 1.6 \text{ V} \le V_{DD} \le 3.6 \text{ V}$	61	61.7		dB
0115	Signal-to-noise ratio	$f_{SAMPLE} = 100 \text{ KSPS}, f_{IN} = 30 \text{ kHz}, 1.2 \text{ V} \le V_{DD} < 1.6 \text{ V}$		61.5		
SNR		$f_{SAMPLE} = 200 \text{ KSPS}, f_{IN} = 30 \text{ kHz}, 1.6 \text{ V} \le V_{DD} \le 3.6 \text{ V}$		61.8		dB
		f <sub>SAMPLE</sub> = 100 KSPS, f <sub>IN</sub> = 30 kHz, 1.2 V ≤ V <sub>DD</sub> < 1.6 V		-68		
THD	Total harmonic distortion <sup>(5)</sup>	$f_{SAMPLE} = 200 \text{ KSPS}, f_{IN} = 30 \text{ kHz}, 1.6 \text{ V} \le V_{DD} \le 3.6 \text{ V}$		-78	-72	dB
0500	0 1 1 1	$f_{SAMPLE} = 100 \text{ KSPS}, f_{IN} = 30 \text{ kHz}, 1.2 \text{ V} \le V_{DD} < 1.6 \text{ V}$		73		
SFDR	Spurious free dynamic range	$f_{SAMPLE} = 200 \text{ KSPS}, f_{IN} = 30 \text{ kHz}, 1.6 \text{ V} \le V_{DD} \le 3.6 \text{ V}$	74	80		dB
		At 0.1 dB, 1.2 V ≤ V <sub>DD</sub> < 1.6 V		2		
	<b>-</b> "	At 0.1 dB, 1.6 V ≤ V <sub>DD</sub> ≤ 3.6 V		4		
	Full-power bandwidth (6)	At 3 dB, 1.2 V ≤ V <sub>DD</sub> < 1.6 V		3		MHz
		At 3 dB, 1.6 V ≤ V <sub>DD</sub> ≤ 3.6 V		8		
ANALOG	INPUT		1			
	Full-scale input span <sup>(7)</sup>	VIN – GND	0		$V_{DD}$	V
Cs	Input capacitance			12		pF
	Input leakage current		-1		1	μA
DIGITAL	INPUT		l .			
	Logic family, CMOS					
		1.2 V ≤ V <sub>DD</sub> < 1.6 V	0.7×V <sub>DD</sub>		3.6	
		1.6 V ≤ V <sub>DD</sub> < 1.8 V	0.7×V <sub>DD</sub>		3.6	
V <sub>IH</sub>	Input logic high level	1.8 V ≤ V <sub>DD</sub> < 2.5 V	0.7×V <sub>DD</sub>		3.6	V
		2.5 V ≤ V <sub>DD</sub> ≤ 3.6 V	2		3.6	

- LSB = Least Significant Blt
- The difference in the first code transition 000...000 to 000...001 from the ideal value of GND + 1 LSB.
- The difference in the last code transition 011...111 to 111...111 from the ideal value of  $V_{DD}$  1 LSB with the offset error removed.
- The absolute difference from the ideal transfer function of the converter. This specification is similar to INL error except the effects of offset error and gain error are included.
  The 2nd through 10th harmonics are used to determine THD.
- Input frequency where the amplitude of the digitized signal has decreased by 0.1 dB or 3 dB.
- (7) Ideal input span which does not include gain or offset errors.

# SLAS465-JUNE 2005



# **SPECIFICATIONS, ADS7867 (continued)**

At  $-40^{\circ}$ C to 85°C,  $f_{SAMPLE}$  = 240 KSPS and  $f_{SCLK}$  = 3.4 MHz if 1.6 V  $\leq$  V<sub>DD</sub>  $\leq$  3.6 V;  $f_{SAMPLE}$  = 120 KSPS and  $f_{SCLK}$  = 1.7 MHz if 1.2 V  $\leq$  V<sub>DD</sub> < 1.6 V (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		1.2 V ≤ V <sub>DD</sub> < 1.6 V		-0.2		0.2×V <sub>DD</sub>	
V	lanut la sia laur laval	1.6 V ≤ V <sub>DD</sub> < 1.8 V		-0.2		0.2×V <sub>DD</sub>	V
$V_{IL}$	Input logic low level	1.8 V ≤ V <sub>DD</sub> < 2.5 V		-0.2		0.3×V <sub>DD</sub>	V
		$2.5 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				
I <sub>SCLK</sub>	SCLK pin leakage current	Digital input = 0 V o	r V <sub>DD</sub>	-1	0.02	1	μΑ
I <sub>cs</sub>	CS pin leakage current				±1		μΑ
C <sub>IN</sub>	Digital input pin capacitance					10	pF
DIGITA	L OUTPUT						
$V_{OH}$	Output logic high level	I <sub>SOURCE</sub> = 200 μA		V <sub>DD</sub> -0.2		$V_{DD}$	V
$V_{OL}$	Output logic low level	I <sub>SINK</sub> = 200 μA		0		0.2	V
I <sub>SDO</sub>	SDO pin leakage current	Floating output		-1		1	μΑ
C <sub>OUT</sub>	Digital output pin capacitance	Floating output				10	pF
	Data format, straight binary						
POWER	R SUPPLY REQUIREMENTS	1					
$V_{DD}$	Supply voltage			1.2		3.6	V
			$f_{SAMPLE} = 240 \text{ KSPS}, f_{SCLK} = 3.4 \text{ MHz}, V_{DD} = 3.6 \text{ V}$		420	500	
			f <sub>SAMPLE</sub> = 100 KSPS, f <sub>SCLK</sub> = 3.4 MHz, V <sub>DD</sub> = 3.6 V		172		μA
	Supply current,	Digital Inputs = 0 V	$f_{SAMPLE}$ = 240 KSPS, $f_{SCLK}$ = 3.4 MHz, $V_{DD}$ = 1.6 V		261	330	
I <sub>DD</sub>	normal operation	or V <sub>DD</sub>	f <sub>SAMPLE</sub> = 100 KSPS, f <sub>SCLK</sub> = 3.4 MHz, V <sub>DD</sub> = 1.6 V		107		μA
			$f_{SAMPLE}$ = 120 KSPS, $f_{SCLK}$ = 1.7 MHz, $V_{DD}$ = 1.2 V		202	250	
			f <sub>SAMPLE</sub> = 50 KSPS, f <sub>SCLK</sub> = 1.7 MHz, V <sub>DD</sub> = 1.2 V		83		μA
I <sub>DD</sub>	Power-down mode	SCLK on or off			0.008	0.3	μΑ
POWER	RDISSIPATION						
		f <sub>SAMPLE</sub> = 240 KSPS	i, f <sub>SCLK</sub> = 3.4 MHz, V <sub>DD</sub> = 3.6 V		1.51	1.80	
	Normal operation	f <sub>SAMPLE</sub> = 240 KSPS	i, f <sub>SCLK</sub> = 3.4 MHz, V <sub>DD</sub> = 1.6 V		0.42	0.53	mW
		f <sub>SAMPLE</sub> = 120 KSPS	i, f <sub>SCLK</sub> = 1.7 MHz, V <sub>DD</sub> = 1.2 V		0.24	0.30	
	Power-down mode	SCLK on or off, V <sub>DD</sub>	= 3.6 V			1.08	μW
TEMPE	RATURE RANGE			•			
-	Specified performance			-40		85	°C





## **SPECIFICATIONS, ADS7868**

At –40°C to 85°C,  $f_{SAMPLE}$  = 280 KSPS and  $f_{SCLK}$  = 3.4 MHz if 1.6 V  $\leq$  V  $_{DD}$   $\leq$  3.6 V;  $f_{SAMPLE}$  = 140 KSPS and  $f_{SCLK}$  = 1.7 MHz if 1.2 V  $\leq$  V  $_{DD}$  < 1.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SYSTEM	PERFORMANCE		·			
	Resolution			8		Bits
	No missing codes		8			Bits
	Integral linearity		-0.5		0.5	LSB(1
	Differential linearity		-0.5		0.5	LSB
	Officet array(2)	1.2 V ≤ V <sub>DD</sub> < 1.6 V	-0.5		0.5	LCD
	Offset error <sup>(2)</sup>	1.6 V ≤ V <sub>DD</sub> ≤ 3.6 V	-0.5		0.5	LSB
	Gain error <sup>(3)</sup>	1.2 V ≤ V <sub>DD</sub> < 1.6 V	-0.5		0.5	LCD
	Gain error	$1.6 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$	-0.5		0.5	LSB
	Total unadivisted arror(4)	1.2 V ≤ V <sub>DD</sub> < 1.6 V	-1		1	LCD
	Total unadjusted error <sup>(4)</sup>	1.6 V ≤ V <sub>DD</sub> ≤ 3.6 V	-1		1	LSB
SAMPLIN	NG DYNAMICS (See Timing	Characteristics Section)				
t <sub>CONVERT</sub>	Conversion time	f <sub>SCLK</sub> = 3.4 MHz, 9 SCLK cycles	2.647			μs
t <sub>SAMPLE</sub>	Acquisition time	$f_{SCLK} = 3.4 \text{ MHz}, 1.6 \text{ V} \le V_{DD} \le 3.6 \text{ V}$	0.64			μs
f <sub>SAMPLE</sub>	Throughput rate	$f_{SCLK}$ = 3.4 MHz, 1.6 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V			280	KSPS
	Aperture delay			10		ns
	Aperture jitter			40		ps
OYNAMIC	C CHARACTERISTICS					
	Signal-to-noise	$f_{SAMPLE}$ = 100 KSPS, $f_{IN}$ = 30 kHz, 1.2 V $\leq$ V <sub>DD</sub> < 1.6 V		49		-10
	and distortion	$f_{SAMPLE}$ = 200 KSPS, $f_{IN}$ = 30 kHz, 1.6 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	49	49.4		dB
OND	0:	$f_{SAMPLE}$ = 100 KSPS, $f_{IN}$ = 30 kHz, 1.2 V $\leq$ V <sub>DD</sub> < 1.6 V		49.4		-10
SNR	Signal-to-noise ratio	$f_{SAMPLE}$ = 200 KSPS, $f_{IN}$ = 30 kHz, 1.6 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V		49.8		dB
TUD	Total harmonic	$f_{SAMPLE}$ = 100 KSPS, $f_{IN}$ = 30 kHz, 1.2 V $\leq$ V <sub>DD</sub> < 1.6 V		-65		-10
THD	distortion (5)	$f_{SAMPLE}$ = 200 KSPS, $f_{IN}$ = 30 kHz, 1.6 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V		-72	-66	dB
CEDD	Spurious free dynamic	$f_{SAMPLE}$ = 100 KSPS, $f_{IN}$ = 30 kHz, 1.2 V $\leq$ V <sub>DD</sub> < 1.6 V		67		40
SFDR	range	$f_{SAMPLE}$ = 200 KSPS, $f_{IN}$ = 30 kHz, 1.6 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	66	67		dB
		At 0.1 dB, 1.2 V ≤ V <sub>DD</sub> < 1.6 V		2		
	F. II	At 0.1 dB, 1.6 V ≤ V <sub>DD</sub> ≤ 3.6 V		4		MI I-
	Full-power bandwidth (6)	At 3 dB, $1.2 \text{ V} \le \text{V}_{DD} < 1.6 \text{ V}$		3		MHz
		At 3 dB, $1.6 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$		8		
ANALOG	INPUT		·			
	Full-scale input span <sup>(7)</sup>	VIN – GND	0		$V_{DD}$	V
Cs	Input capacitance			12		pF
	Input leakage current		-1		1	μA
DIGITAL	INPUT				•	
	Logic family, CMOS					
		1.2 V ≤ V <sub>DD</sub> < 1.6 V	0.7×V <sub>DD</sub>		3.6	
,	1	1.6 V ≤ V <sub>DD</sub> < 1.8 V	0.7×V <sub>DD</sub>		3.6	
√ <sub>IH</sub>	Input logic high level	1.8 V ≤ V <sub>DD</sub> < 2.5 V	0.7×V <sub>DD</sub>		3.6	V
		2.5 V ≤ V <sub>DD</sub> ≤ 3.6 V	2		3.6	

- LSB = Least Significant Blt
- The difference in the first code transition 000...000 to 000...001 from the ideal value of GND + 1 LSB.
- The difference in the last code transition 011...111 to 111...111 from the ideal value of  $V_{DD}$  1 LSB with the offset error removed.
- The absolute difference from the ideal transfer function of the converter. This specification is similar to INL error except the effects of offset error and gain error are included.
  The 2nd through 10th harmonics are used to determine THD.
- Input frequency where the amplitude of the digitized signal has decreased by 0.1 dB or 3 dB.
- (7) Ideal input span which does not include gain or offset errors.

# SLAS465-JUNE 2005



# **SPECIFICATIONS, ADS7868 (continued)**

At  $-40^{\circ}$ C to 85°C,  $f_{SAMPLE}$  = 280 KSPS and  $f_{SCLK}$  = 3.4 MHz if 1.6 V  $\leq$  V<sub>DD</sub>  $\leq$  3.6 V;  $f_{SAMPLE}$  = 140 KSPS and  $f_{SCLK}$  = 1.7 MHz if 1.2 V  $\leq$  V<sub>DD</sub> < 1.6 V (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		1.2 V ≤ V <sub>DD</sub> < 1.6 V		-0.2		0.2×V <sub>DD</sub>	
\/	Input logic low lovel	1.6 V ≤ V <sub>DD</sub> < 1.8 V		-0.2		0.2×V <sub>DD</sub>	V
$V_{IL}$	Input logic low level	1.8 V ≤ V <sub>DD</sub> < 2.5 V		-0.2		0.3×V <sub>DD</sub>	V
		$2.5~\text{V} \leq \text{V}_{\text{DD}} \leq 3.6~\text{V}$		-0.2		0.8	
I <sub>SCLK</sub>	SCLK pin leakage current	Digital input = 0 V or	r V <sub>DD</sub>	-1	0.02	1	μΑ
I <sub>CS</sub>	CS pin leakage current				±1		μA
C <sub>IN</sub>	Digital input pin capacitance					10	pF
DIGITAL	_ OUTPUT			<u> </u>			
V <sub>OH</sub>	Output logic high level	I <sub>SOURCE</sub> = 200 μA		V <sub>DD</sub> -0.2		$V_{DD}$	V
V <sub>OL</sub>	Output logic low level	I <sub>SINK</sub> = 200 μA		0		0.2	V
I <sub>SDO</sub>	SDO pin leakage current	Floating output		-1		1	μA
C <sub>OUT</sub>	Digital output pin capacitance	Floating output				10	pF
	Data format, straight binary						
POWER	SUPPLY REQUIREMENTS			<u> </u>			
$V_{DD}$	Supply voltage			1.2		3.6	V
			$f_{SAMPLE} = 280 \text{ KSPS}, f_{SCLK} = 3.4 \text{ MHz}, V_{DD} = 3.6 \text{ V}$		439	500	
			$f_{SAMPLE}$ = 100 KSPS, $f_{SCLK}$ = 3.4 MHz, $V_{DD}$ = 3.6 V		154		μΑ
l	Supply current,	Digital Inputs = 0 V	$f_{SAMPLE} = 280 \text{ KSPS}, f_{SCLK} = 3.4 \text{ MHz}, V_{DD} = 1.6 \text{ V}$		264	330	
I <sub>DD</sub>	normal operation	or V <sub>DD</sub>	$f_{SAMPLE} = 100 \text{ KSPS}, f_{SCLK} = 3.4 \text{ MHz}, V_{DD} = 1.6 \text{ V}$		93		
			$f_{SAMPLE} = 140 \text{ KSPS}, f_{SCLK} = 1.7 \text{ MHz}, V_{DD} = 1.2 \text{ V}$		201	250	μA
			$f_{SAMPLE} = 50 \text{ KSPS}, f_{SCLK} = 1.7 \text{ MHz}, V_{DD} = 1.2 \text{ V}$		70		μΛ
$I_{DD}$	Power-down mode	SCLK on or off			0.008	0.3	μΑ
POWER	DISSIPATION						
		f <sub>SAMPLE</sub> = 280 KSPS	$f_{SCLK} = 3.4 \text{ MHz}, V_{DD} = 3.6 \text{ V}$		1.58	1.8	
	Normal operation	f <sub>SAMPLE</sub> = 280 KSPS	f <sub>SAMPLE</sub> = 280 KSPS, f <sub>SCLK</sub> = 3.4 MHz, V <sub>DD</sub> = 1.6 V		0.42	0.53	mW
		f <sub>SAMPLE</sub> = 140 KSPS	$f_{SCLK} = 1.7 \text{ MHz}, V_{DD} = 1.2 \text{ V}$		0.24	0.3	
	Power-down mode	SCLK on or off, V <sub>DD</sub>	= 3.6 V			1.08	μW
TEMPER	RATURE RANGE						
	Specified performance			-40		85	°C



# TIMING REQUIREMENTS (1)(2)

At –40°C to 85°C,  $f_{SCLK}$  = 3.4 MHz if 1.6 V  $\leq$  V<sub>DD</sub>  $\leq$  3.6 V;  $f_{SCLK}$  = 1.7 MHz if 1.2 V  $\leq$  V<sub>DD</sub> < 1.6 V, 50-pF Load on SDO Pin, unless otherwise noted

PARA	AMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>sample</sub>	Sample time		t <sub>SU(CSF</sub>	-FSCLKF) + 2 × t <sub>C(SCLK)</sub>		μs
		ADS7866		13 × t <sub>C(SCLK)</sub>		
t <sub>convert</sub>	Conversion time	ADS7867		$11 \times t_{C(SCLK)}$		μs
		ADS7868		9 × t <sub>C(SCLK)</sub>		
		1.2 V ≤ V <sub>DD</sub> < 1.6 V	See (3)		100	
•	Cycle time	1.6 V ≤ V <sub>DD</sub> < 1.8 V	See (3)		100	
t <sub>C(SCLK)</sub>	Cycle time	$1.8 \text{ V} \le \text{V}_{DD} < 2.5 \text{ V}$	See (3)		50	μs
		$2.5 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	See (3)		6.7	
t <sub>WH(SCLK)</sub>	Pulse duration		$0.4 \times t_{C(SCLK)}$		$0.6 \times t_{C(SCLK)}$	ns
t <sub>WL(SCLK)</sub>	Pulse duration		$0.4 \times t_{C(SCLK)}$		$0.6 \times t_{C(SCLK)}$	ns
		1.2 V ≤ V <sub>DD</sub> < 1.6 V	192			
tsu(csf-fsclkf)	Setup time	1.6 V ≤ V <sub>DD</sub> < 1.8 V	55			ns
		1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V	55			
		1.2 V ≤ V <sub>DD</sub> < 1.6 V			65	
t <sub>D(CSF-SDOVALID)</sub>	Delay time	1.6 V ≤ V <sub>DD</sub> < 1.8 V			55	ns
		1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V			55	
		1.2 V ≤ V <sub>DD</sub> < 1.6 V	20			
t <sub>H(SCLKF-SDOVALID)</sub>	Hold time	$1.6 \text{ V} \le \text{V}_{DD} < 1.8 \text{ V}$	10			ns
		1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V	10			
		1.2 V ≤ V <sub>DD</sub> < 1.6 V			140	
t <sub>D(SCLKF-SDOVALID)</sub>	Delay time	1.6 V ≤ V <sub>DD</sub> < 1.8 V			140	ns
		1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V			140	
		1.2 V ≤ V <sub>DD</sub> < 1.6 V	10		80	
$t_{\text{DIS(EOC-SDOZ)}}$	Disable time	$1.6 \text{ V} \le \text{V}_{DD} < 1.8 \text{ V}$	7		60	ns
		1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V	7		60	
		1.2 V ≤ V <sub>DD</sub> < 1.6 V	20			
$t_{\text{WH(CS)}}$	Pulse duration	$1.6 \text{ V} \le \text{V}_{DD} < 1.8 \text{ V}$	10			
		1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V	10			
		1.2 V ≤ V <sub>DD</sub> < 1.6 V	20			
t <sub>SU(LSBZ-CSF)</sub>	Setup time	1.6 V ≤ V <sub>DD</sub> < 1.8 V	10			ns
	•	1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V	10			

- (1) All input signals are specified with  $t_r = t_f = 5$  ns (10% to 90% of  $V_{DD}$ ) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ .
- (2) See timing diagram in Figure 1.
- (3) Min t<sub>C(SCLK)</sub> is determined by the Min t<sub>SAMPLE</sub> of the specific resolution and supply voltage. See *Acquisition Time*, *Conversion Time*, and *Total Cycle Time* section for further details.





Figure 1. Timing Diagram



# **PIN CONFIGURATION**



# **TERMINAL FUNCTIONS**

TERMIN	NAL	DESCRIPTION		
NAME	NO.	DESCRIPTION		
REF/V <sub>DD</sub>	1	External reference input and power supply		
GND	2	Ground for signal and power supply. All analog and digital signals are referred with respect to this pin.		
VIN	3	g signal input		
SCLK	4	Serial clock input. This clock is used for clocking data out, and it is the source of conversion clock.		
SDO	5	This is the serial data output of the conversion result. The serial stream comes with MSB first. The MSB is clocked out (changed) on the falling edge one SCLK after the sampling period ends. This results in four leading zeros after CS becomes active. SDO is 3-stated once all the valid bits are clocked out (12 for ADS7866, 10 for ADS7867, and 8 for ADS7868).		
CS	6	This is an active low input signal. It is used as a chip select to gate the SCLK input, to initiate a conversion, and to frame output data.		



### **TYPICAL CHARACTERISTICS ADS7866**




Figure 2.







Figure 3.






# **TYPICAL CHARACTERISTICS ADS7866 (continued)**









# **TYPICAL CHARACTERISTICS ADS7866 (continued)**







Figure 13.









# **TYPICAL CHARACTERISTICS ADS7866 (continued)**






## **TYPICAL CHARACTERISTICS ADS7867**












## **TYPICAL CHARACTERISTICS ADS7868**











#### THEORY OF OPERATION

The ADS7866/67/68 is a family of low supply voltage, low power, high-speed successive approximation register (SAR) analog-to-digital converters (ADCs). The devices can be operated from a supply range from 1.2 V to 3.6 V. There is no need for an external reference. The reference is derived internally from the supply voltage, so the analog input range can be from 0 V to  $V_{DD}$ . These ADCs use a charge redistribution architecture, which inherently includes a sample/hold function.

### START OF A CONVERSION CYCLE

A conversion cycle is initiated by bringing the  $\overline{CS}$  pin low and supplying the serial clock SCLK. The time between the falling edge of  $\overline{CS}$  and the third falling edge of SCLK after  $\overline{CS}$  falls is used to acquire the input signal. This must be greater than or equal to the minimum acquisition time (MIN  $t_{SAMPLE}$  in Table 1) specified for the desired resolution and supply voltage. On the third falling edge of SCLK after  $\overline{CS}$  falls, the device goes into hold mode and the process of digitizing the sampled input signal starts.

#### Acquisition Time, Conversion Time, and Total Cycle Time

The maximum SCLK frequency is determined by the minimum acquisition time (MIN  $t_{SAMPLE}$ ) specified for the specific resolution and supply voltage of the device. The conversion time is determined by the frequency of SCLK since this is a synchronous converter. The conversion time is 13 times the SCLK cycle time  $t_{C(SCLK)}$  for the ADS7866, 11 times for the ADS7867, and 9 times for the ADS7868. The acquisition time, which is also the power up time, is the set-up time between the first falling edge of SCLK after  $\overline{CS}$  falls ( $t_{SU(CSF-FSCLKF)}$ ) plus 2 times  $t_{C(SCLK)}$ .

The total cycle time, t<sub>CYCLE</sub>, which is the inverse of the maximum sample rate, can be calculated as follows:

```
\begin{split} t_{\text{CYCLE}} &= t_{\text{SAMPLE}} + t_{\text{CONVERT}} + 0.5 \times t_{\text{C(SCLK)}} \\ &\quad \text{if } t_{\text{DIS(EOC-SDOZ)}} + t_{\text{SU(LSBZ-CSF)}} \leq 0.5 \times t_{\text{C(SCLK)}} \\ t_{\text{CYCLE}} &= t_{\text{SAMPLE}} + t_{\text{CONVERT}} + t_{\text{DIS(EOC-SDOZ)}} + t_{\text{SU(LSBZ-CSF)}} \\ &\quad \text{if } t_{\text{DIS(EOC-SDOZ)}} + t_{\text{SU(LSBZ-CSF)}} > 0.5 \times t_{\text{C(SCLK)}} \end{split}
```



## **THEORY OF OPERATION (continued)**

Table 1. Acquisition, Conversion, SCLK, and Potential Throughput Calculation

PAR	RAMETER	SUPPLY VOLTAGE	ADS7866	ADS7867	ADS7868	UNIT	
		1.2 V ≤ V <sub>DD</sub> < 1.6 V	192	192	192		
MIN t <sub>SU(CSF-FSCLKF)</sub>	Setup time	1.6 V ≤ V <sub>DD</sub> < 1.8 V	55	55	55	ns	
		1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V	55	55	55		
		1.2 V ≤ V <sub>DD</sub> < 1.6V	80	80	80		
MAX t <sub>DIS(EOC-SDOZ)</sub>	Disable time	1.6 V ≤ V <sub>DD</sub> < 1.8 V	60	60	60	ns	
		$1.8 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	60	60	60		
		1.2 V ≤ V <sub>DD</sub> < 1.6 V	20	20	20		
MIN t <sub>SU(LSBZ-CSF)</sub>	Setup time	1.6 V ≤ V <sub>DD</sub> < 1.8 V	10	10	10	ns	
		$1.8~V \leq V_{DD} \leq 3.6~V$	10	10	10		
MAX f <sub>SCLK</sub>		1.2 V ≤ V <sub>DD</sub> < 1.6 V	1.7	1.7	1.7		
	Frequency	1.6 V ≤ V <sub>DD</sub> < 1.8 V	3.4	3.4	3.4	MHz	
		1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V	3.4	3.4	3.4		
		1.2 V ≤ V <sub>DD</sub> < 1.6 V	1368	1368	1368	ns	
MIN t <sub>sample</sub>	Sample time	1.6 V ≤ V <sub>DD</sub> < 1.8 V	643	643	643		
		1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V	643	643	643		
		1.2 V ≤ V <sub>DD</sub> < 1.6 V	7647	6471	5294		
MIN t <sub>convert</sub>	Conversion time	1.6 V ≤ V <sub>DD</sub> < 1.8 V	3824	3235	2647	ns	
		$1.8 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	3824	3235	2647		
		1.2 V ≤ V <sub>DD</sub> < 1.6 V	9116	7939	6763		
MIN t <sub>CYCLE</sub>	Cycle time	1.6 V ≤ V <sub>DD</sub> < 1.8 V	4537	3949	3360	ns	
		1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V	4537	3949	3360		
		1.2 V ≤ V <sub>DD</sub> < 1.6 V	110	126	148	48	
sample	Theoretical sample frequency	1.6 V ≤ V <sub>DD</sub> < 1.8 V	220	253	298	KSPS	
•	quency	1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V	220	253	298		

### TYPICAL CONNECTION

For a typical connection circuit for the ADS7866/67/68 see Figure 27. A REF3112 is used to supply 1.2 V to the device. A 0.1-µF decoupling capacitor is required between the REF/V<sub>DD</sub> and GND pins of the converter. This capacitor should be placed as close as possible to the pins of the device. Designers should strive to minimize the routing length of the traces that connect the terminals of the capacitor to the pins of the converter.

Keep in mind the converter offers no inherent rejection of noise or voltage variation in regards to the reference input. This is of particular concern because the reference input is tied to the power supply. Any noise and ripple from the supply appears directly in the digital results. While high frequency noise can be filtered out as described in the previous paragraph, voltage variation due to the line frequency (50 Hz or 60 Hz) can be difficult to remove.




Figure 27. Typical Circuit Configuration



#### **ANALOG INPUT**

Figure 28 shows the analog input equivalent circuit for the ADS7866/67/68. The analog input is provided between the VIN and GND pins. When a conversion is initiated, the input signal is sampled on the internal capacitor array. When the converter enters hold mode, the input signal is captured on the internal capacitor array. The VIN input range is limited to 0 V to  $V_{DD}$  because the reference is derived from the supply.

The current flowing into the analog input depends upon a number of factors, such as the sample rate, the input voltage, and the input source impedance. The current from the input source charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance  $C_S$  (12 pF typical) within the minimum acquisition time (MIN  $t_{SAMPLE}$ ) specified for the desired resolution and supply voltage. In the case of the ADS7866, the MIN  $t_{SAMPLE}$  for 12-bit resolution is 643 ns ( $t_{DD}$  between 1.6 V and 3.6 V). When the converter goes into hold mode, the input impedance is greater than 1  $t_{DD}$  for 12-bit resolution is 643 ns ( $t_{DD}$  between 1.6 V and 3.6 V).

Care must be taken regarding the absolute analog input voltage. In order to maintain the linearity of the converter, the span (VIN – GND) should be within the limits specified. Outside of these limits, the converter's linearity may not meet specifications. Noise introduced into the converter from the input source may be minimized by using low bandwidth input signals along with low-pass filters.




Figure 28. Analog Input Equivalent Circuit (Typical Impedance Values at V<sub>DD</sub> = 1.6 V, T<sub>△</sub> = 27°C)

#### **Choice of Input Driving Amplifier**

The analog input to the converter needs to be driven with a low noise, low voltage op amp like the OPA364 or OPA333. An RC filter is recommended at the input pin to low-pass filter the noise from the source. The input to the converter is a unipolar input voltage in the range 0 V to  $V_{DD}$ .

#### **DIGITAL INTERFACE**

The ADS7866/67/68 interface with microprocessors or DSPs through a high-speed SPI compatible serial interface with CPOL = 1 (inactive SCLK returns to logic high or SCLK leading edge is the rising edge), CPHA = 1 (output data changes on falling edge of SCLK and is available on the rising edge of SCLK). The sampling, conversion, and activation of SDO are initiated on the falling edge of  $\overline{CS}$ . The serial clock (SCLK) is used for controlling the rate of conversion. It also provides a mechanism allowing synchronization with digital host processors.

The digital inputs,  $\overline{\text{CS}}$  and SCLK, can exceed the supply voltage  $V_{\text{DD}}$  as long as they do not exceed the maximum  $V_{\text{IH}}$  of 3.6 V. This allows the ADS7866/67/68 family to interface with host processors which use a different supply voltage than the converter without requiring external level-shifting circuitry. Furthermore, the digital inputs can be applied to  $\overline{\text{CS}}$  and SCLK before the supply voltage of the converter is activated without the risk of creating a latch-up condition.

### **Conversion Result**

The ADS7866/67/68 outputs 12/10/8-bit data after 4 leading zeros, respectively. These codes are in straight binary format as shown in Table 2.



The serial output SDO is activated on the falling edge of  $\overline{CS}$ . The first leading zero is available on SDO until the first falling edge of SCLK after  $\overline{CS}$  falls. The remaining 3 leading zeros are shifted out on SDO on the first, second, and third falling edges of SCLK after  $\overline{CS}$  falls. The MSB of the converted result follows 4 leading zeros and is clocked out on the fourth falling edge of SCLK. The rising edge of  $\overline{CS}$  or the falling edge of SCLK when the EOC occurs puts SDO output into 3-state. Refer to Table 2 for ideal output codes versus input voltages.

Table 2. ADS7866/67/68 Ideal Output Codes Versus Input Voltages

	41141 GG INDUT VOLTAGE	DIGITAL OUTPUT STRAIGHT BINARY					
DESCRIPTION	ANALOG INPUT VOLTAGE	BINARY CODE	HEX CODE				
ADS7866		1					
Least Significant Bit (LSB)	V <sub>DD</sub> /4096						
Full Scale	V <sub>DD</sub> – 1LSB	1111 1111 1111	FFF				
Midscale	V <sub>DD</sub> /2	1000 0000 0000	800				
Midscale – 1LSB	V <sub>DD</sub> /2 – 1LSB	0111 1111 1111	7FF				
Zero	0V	0000 0000 0000	000				
ADS7867		1					
Least Significant Bit (LSB)	V <sub>DD</sub> /1024						
Full Scale	V <sub>DD</sub> – 1LSB	11 1111 1111	3FF				
Midscale	V <sub>DD</sub> /2	10 0000 0000	200				
Midscale – 1LSB	V <sub>DD</sub> /2 – 1LSB	01 1111 1111	1FF				
Zero	0V	00 0000 0000	000				
ADS7868							
Least Significant Bit (LSB)	V <sub>DD</sub> /256						
Full Scale	V <sub>DD</sub> – 1LSB	1111 1111	FF				
Midscale	V <sub>DD</sub> /2	1000 0000	80				
Midscale – 1LSB	V <sub>DD</sub> /2 – 1LSB	0111 1111	7F				
Zero	ero 0V		00				

#### POWER DISSIPATION


The ADS7866/67/68 family is capable of operating with very low supply voltages while drawing a fraction of a milliamp. Furthermore, there is an auto power-down mode to reduce the power dissipation between conversion cycles. Carefully selected system design can take advantage of these features to achieve optimum power performance.

#### **Auto Power-Down Mode**

The ADS7866/67/68 family has an auto power-down feature. Besides powering down all circuitry, the converter consumes only 8 nA typically in this mode. The device automatically wakes up when  $\overline{CS}$  falls. However, not all of the functional blocks are fully powered until sometime before the third falling edge of SCLK. The device powers down once it reaches the end of conversion (EOC) which is the 16th falling edge of SCLK for the ADS7866 (the 14th and 12th for the ADS7867 and ADS7868, respectively). If  $\overline{CS}$  is pulled high before the device reaches the EOC, the converter goes into power-down mode and the ongoing conversion is aborted. Refer to the timing diagram in Figure 1 for further information.

# **Power Saving: SCLK Frequency and Throughput**

These converters achieve lower power dissipation for a fixed throughput rate  $f_{sample} = 1/t_{cycle}$  by using higher SCLK frequencies. Higher SCLK frequencies reduce the acquisition time ( $t_{sample}$ ) and conversion time ( $t_{convert}$ ). This means the converters spend more time in auto power-down mode per conversion cycle. This can be observed in Figure 8 which shows the ADS7866 supply current versus SCLK frequency for  $f_{sample} = 100$  KSPS. For a particular SCLK frequency, the acquisition time and conversion time are fixed. Therefore, a lower throughput increases the proportion of the time the converters are in power down. Figure 10 shows this case for the ADS7866 power consumption versus throughput rate for  $f_{SCLK} = 3.4$  MHz.





# **Power-On Initialization**

There is no specific initialization requirement for these converters after power-on, but the first conversion might not yield a valid result. In order to set the converter in a known state,  $\overline{\text{CS}}$  should be toggled low then high after  $V_{DD}$  has stabilized during power-on. By doing this, the converter is placed in auto power-down mode, and the serial data output (SDO) is 3-stated.

www.ti.com

17-Jun-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
ADS7866IDBVR	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	A66Y
ADS7866IDBVR.A	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	A66Y
ADS7866IDBVRG4	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	A66Y
ADS7866IDBVRG4.A	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	A66Y
ADS7866IDBVT	Active	Production	SOT-23 (DBV)   6	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	A66Y
ADS7866IDBVT.A	Active	Production	SOT-23 (DBV)   6	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	A66Y
ADS7866IDBVTG4	Active	Production	SOT-23 (DBV)   6	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	A66Y
ADS7867IDBVR	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	A67Y
ADS7867IDBVR.A	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	A67Y
ADS7867IDBVT	Active	Production	SOT-23 (DBV)   6	250   SMALL T&R	Yes	NIPDAU	Level-2-250C-1 YEAR	-40 to 85	A67Y
ADS7867IDBVT.A	Active	Production	SOT-23 (DBV)   6	250   SMALL T&R	Yes	NIPDAU	Level-2-250C-1 YEAR	-40 to 85	A67Y
ADS7868IDBVR	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	A68Y
ADS7868IDBVR.A	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	A68Y
ADS7868IDBVT	Active	Production	SOT-23 (DBV)   6	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	A68Y
ADS7868IDBVT.A	Active	Production	SOT-23 (DBV)   6	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	A68Y
ADS7868IDBVTG4	Active	Production	SOT-23 (DBV)   6	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	A68Y

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 17-Jun-2025

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 11-Jul-2025

## TAPE AND REEL INFORMATION

NSTRUMENTS





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS7866IDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.15	3.1	1.55	4.0	8.0	Q3
ADS7866IDBVRG4	SOT-23	DBV	6	3000	180.0	8.4	3.15	3.1	1.55	4.0	8.0	Q3
ADS7866IDBVT	SOT-23	DBV	6	250	180.0	8.4	3.15	3.1	1.55	4.0	8.0	Q3
ADS7867IDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.15	3.1	1.55	4.0	8.0	Q3
ADS7867IDBVT	SOT-23	DBV	6	250	180.0	8.4	3.15	3.1	1.55	4.0	8.0	Q3
ADS7868IDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.15	3.1	1.55	4.0	8.0	Q3
ADS7868IDBVT	SOT-23	DBV	6	250	180.0	8.4	3.15	3.1	1.55	4.0	8.0	Q3



www.ti.com 11-Jul-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS7866IDBVR	SOT-23	DBV	6	3000	213.0	191.0	35.0
ADS7866IDBVRG4	SOT-23	DBV	6	3000	213.0	191.0	35.0
ADS7866IDBVT	SOT-23	DBV	6	250	213.0	191.0	35.0
ADS7867IDBVR	SOT-23	DBV	6	3000	213.0	191.0	35.0
ADS7867IDBVT	SOT-23	DBV	6	250	213.0	191.0	35.0
ADS7868IDBVR	SOT-23	DBV	6	3000	213.0	191.0	35.0
ADS7868IDBVT	SOT-23	DBV	6	250	213.0	191.0	35.0



SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated