

ADC168M102R-SEP Radiation-Tolerant, 8-Channel, 1MSPS, 16-Bit ADC

1 Features

- Radiation tolerant:
 - Single-event latch-up (SEL) immune up to LET = 43MeV-cm²/mg at 125°C
 - Single-event functional interrupt (SEFI) characterized up to LET = 43MeV-cm²/mg
 - Total ionizing dose (TID) RLAT/RHA characterized up to 30krad (Si)
- Space-enhanced plastic (space EP):
 - Supports defense and aerospace applications
 - Controlled baseline
 - One assembly and test site
 - Extended product life cycle
 - Product traceability
 - Outgassing test performed as per ASTM E595
 - Vendor item drawing (VID) V62/24631
 - Military temperature range: –55°C to +125°C
 - Gold bond wire, NiPdAu lead finish
- Eight pseudo- or four fully differential inputs
- Simultaneous sampling of two channels
- Excellent AC performance:
 - SNR: 93dB
 - THD: –98dB
- Dual programmable and buffered 2.5V reference allows:
 - Two different input voltage range settings
 - Two-level PGA implementation
- Programmable auto-sequencer
- Integrated data storage (up to 4 per channel) for oversampling applications
- 2-bit counter for safety applications

2 Applications

- [Satellite electrical power systems \(EPS\)](#)
- [Command and data handling \(C&DH\)](#)
- [Optical imaging payloads](#)
- Motor controls
- Voltage, current, and temperature monitoring
- Accelerometers

3 Description


The ADC168M102R-SEP is a dual, 16-bit, 1MSPS analog-to-digital converter (ADC). This ADC has eight pseudo- or four fully differential input channels grouped into two pairs for simultaneous signal acquisition. The analog inputs are maintained differentially to the input of the ADC. Use the input multiplexer in either pseudo-differential mode or fully differential mode. Pseudo-differential mode supports up to four channels per ADC (4x2), and fully differential mode converts up to two inputs per ADC (2x2).

The ADC168M102R-SEP offers two programmable reference outputs, flexible supply voltage ranges, a programmable auto-sequencer, and several power-down features. The device also includes data storage up to four conversion results per channel.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
ADC168M102R-SEP	RHB (VQFN, 32)	5mm × 5mm

- (1) For more information, see the [Mechanical, Packaging, and Orderable Information](#).
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Functional Block Diagram



Table of Contents

1 Features	1	6.4 Device Functional Modes.....	22
2 Applications	1	6.5 Programming.....	24
3 Description	1	7 Register Map	32
4 Pin Configuration and Functions	3	8 Application and Implementation	42
5 Specifications	5	8.1 Application Information.....	42
5.1 Absolute Maximum Ratings.....	5	8.2 Typical Application.....	42
5.2 ESD Ratings.....	5	8.3 Power Supply Recommendations.....	44
5.3 Recommended Operating Conditions.....	5	8.4 Layout.....	44
5.4 Thermal Information.....	6	9 Device and Documentation Support	47
5.5 Electrical Characteristics.....	7	9.1 Documentation Support.....	47
5.6 Timing Requirements.....	9	9.2 Electrostatic Discharge Caution.....	47
5.7 Switching Characteristics.....	9	9.3 Glossary.....	47
5.8 Timing Diagrams.....	10	9.4 Trademarks.....	47
5.9 Typical Characteristics.....	12	9.5 Receiving Notification of Documentation Updates....	47
6 Detailed Description	16	9.6 Support Resources.....	47
6.1 Overview.....	16	10 Revision History	47
6.2 Functional Block Diagram.....	16	11 Mechanical, Packaging, and Orderable Information	47
6.3 Feature Description.....	17		

4 Pin Configuration and Functions




Figure 4-1. RHB Package, 32-Pin VQFN (Top View)

Table 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
AGND	12, 30	P	Analog ground. Connect to analog ground plane.
AVDD	13, 29	P	Analog power supply, 2.7V to 5.5V. Decouple to AGND with a 1µF ceramic capacitor.
BUSY	23	DO	Converter busy indicator. BUSY goes high when the inputs are in hold mode and returns to low after the conversion is complete.
CHA0N/CHA0	8	AI	Fully differential inverting analog input channel A1 or pseudo-differential input A0
CHA0P/CHA1	7	AI	Fully differential noninverting analog input channel A1 or pseudo-differential input A1
CHA1N/CHA2	6	AI	Fully differential inverting analog input channel A1 or pseudo-differential input A2
CHA1P/CHA3	5	AI	Fully differential noninverting analog input channel A1 or pseudo-differential input A3
CHB0N/CHB0	4	AI	Fully differential inverting analog input channel B0 or pseudo-differential input B0
CHB0P/CHB1	3	AI	Fully differential noninverting analog input channel B0 or pseudo-differential input B1
CHB1N/CHB2	2	AI	Fully differential inverting analog input channel B1 or pseudo-differential input B2
CHB1P/CHB3	1	AI	Fully differential noninverting analog input channel B1 or pseudo-differential input B3
CLOCK	22	DI	External clock input. The range is 0.5MHz to 20MHz in half-clock mode, or 1MHz to 40MHz in full-clock mode.
CMA	31	AI	Common-mode voltage input for channels Ax (in pseudo-differential mode only).
CMB	32	AI	Common-mode voltage input for channels Bx (in pseudo-differential mode only).
CONVST	19	DI	Conversion start. The ADC switches from sample into hold mode on the rising edge of CONVST. Thereafter, the conversion starts with the next rising edge of the CLOCK pin.
CS	21	DI	Chip select. When this pin is low, the SDOx, SDI, and RD pins are active. When this pin is high, the SDOx outputs are tri-stated, and the SDI and RD inputs are ignored.
DGND	28	P	Digital ground. Connect to digital ground plane.
DVDD	27	P	Digital supply, 2.3V to 5.5V. Decouple to DGND with a 1µF ceramic capacitor.
M0	17	DI	Mode pin 0. Selects analog input channel mode (see Table 6-5).
M1	16	DI	Mode pin 1. Selects the digital output mode (see Table 6-5).
NC	14, 15, 26	NC	This pin is not internally connected.

Table 4-1. Pin Functions (continued)

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
RD	20	DI	Read data. Synchronization pulse for the SDOx outputs and SDI input. RD only triggers when \overline{CS} is low.
REFIO1	9	AIO	Reference voltage input/output 1. Connect 22μF ceramic capacitor is connected to RGND.
REFIO2	10	AIO	Reference voltage input/output 2. Connect 22μF ceramic capacitor is connected to RGND.
RGND	11	P	Reference ground. Connect this pin to analog ground plane with a dedicated via.
SDI	18	DI	Serial data input. This pin sets up the internal registers. The data on SDI are ignored when \overline{CS} is high.
SDOA	25	DO	Serial data output for converter A. This pin is in tri-state when \overline{CS} is high.
SDOB	24	DO	Serial data output for converter B. Active only if M1 is low. This pin is in tri-state when \overline{CS} is high.

(1) AI = analog input, AIO = analog input/output, DI = digital input, DO = digital output, DIO = digital input/output, P = power supply, NC = not connected.

5 Specifications

5.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
Supply voltage, AVDD to AGND or DVDD to DGND	−0.3	6	V
Supply voltage, DVDD to AVDD	−0.3	1.2 x AVDD ⁽²⁾	V
Analog and reference input voltage with respect to AGND	AGND − 0.3	AVDD + 0.3	V
Digital input voltage with respect to DGND	DGND − 0.3	DVDD + 0.3	V
Ground voltage difference, AGND − DGND	−0.3	0.3	V
Input current to any pin except supply pins	−10	10	mA
Junction temperature, T _J		150	°C
Storage temperature, T _{stg}	−65	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Exceeding the specified limit causes an increase of the DVDD leakage current and leads to malfunction of the device.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V
		Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
AVDD	Analog power supply	AVDD to AGND, half-clock mode	2.7	5.0	5.5	V
		AVDD to AGND, full-clock mode	4.5	5.0	5.5	
DVDD	Digital power supply	3V and 3.3V levels	2.3	2.5	3.6	V
		5V levels, half-clock mode only	4.5	5.0	5.5	
FSR	Full-scale analog input range	(CHxxP − CHxxN) or CHxx to CMx	−V _{REF}		V _{REF}	V
V _{IN}	Absolute input voltage	CHxxx to AGND	−0.1		AVDD + 0.1	V
T _A	Ambient temperature		−55	25	125	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		ADC168M102R-SEP	UNIT
		RHB (VQFN)	
		32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	33.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	29.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	7.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	7.4	°C/W
$R_{\theta JC(bottom)}$	Junction-to-case (bottom) thermal resistance	0.9	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

5.5 Electrical Characteristics

at AVDD and DVDD supply voltage ranges specified in *Recommended Operating Conditions*, VREF = 2.5V (internal), and maximum throughput (unless otherwise noted); minimum and maximum values at TA = –55°C to 125°C; typical values at TA = 25°C, AVDD = 5V, and DVDD = 3.3V

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUTS						
IDCL	Input leakage current		–16		16	nA
CIN	Input capacitance	CHxxx to AGND		45		pF
CID	Differential input capacitance	CHxxx to AGND		22.5		pF
DC PERFORMANCE						
	Resolution	No missing codes		16		Bits
DNL	Differential nonlinearity	Half-clock mode	–2	±0.6	2	LSB
		Full-clock mode	–2	±0.8	4	
INL	Integral nonlinearity	Half-clock mode	–4	±1.2	4	LSB
		Full-clock mode	–5	±1.5	5	
VOS	Input offset error		–2.5	±0.2	2.5	mV
	VOS match	ADC to ADC	–1.5	±0.1	1.5	mV
dVOS/dT	Input offset error thermal drift			1		µV/°C
GERR	Gain error		–0.15	0.01	0.15	%FSR
	GERR match	ADC to ADC	–0.15	0.01	0.15	%FSR
GERR/dT	GERR thermal drift			1		ppm/°C
AC PERFORMANCE						
SINAD	Signal-to-noise + distortion ratio	VIN = 5VPP, fIN = 10kHz	88	92		dB
SNR	Signal-to-noise ratio	VIN = 5VPP, fIN = 10kHz	89	93		dB
THD	Total harmonic distortion	VIN = 5VPP, fIN = 10kHz		–98	–90	dB
SFDR	Spurious-free dynamic range	VIN = 5VPP, fIN = 10kHz	89	100		dB
CMRR	Common-mode rejection ratio	Both ADCs, fIN = dc to 100kHz		92		dB
PSRR	Power-supply rejection ratio			75		dB
VOLTAGE REFERENCE INPUT						
VREF	Reference input voltage range		2.485	2.5	2.525	V
IREF	Reference input current			50		
CREF	External decoupling capacitor			22		µF
INTERNAL VOLTAGE REFERENCE						
	Reference output DAC resolution		10			Bits
VREFOUT	Reference output voltage	>20% to 100% of DAC range	0.2 x VREFOUT		VREFOUT	V
		REFIO1, DAC = 3FFh	2.485	2.500	2.515	
		REFIO2, DAC = 3FFh	2.485	2.500	2.515	
DNLDAC	DAC DNL		–5	±1	5	LSB
INLDAC	DAC INL		–5	±0.5	5	LSB
PSRRDAC	Power-supply rejection ratio			73		dB
IREFOUT	Output DC current			±2		mA
IREFSC	Output short-circuit current ⁽¹⁾			50		mA
DIGITAL INPUTS						
	Input current ⁽²⁾	VIN = DVDD to DGND	–50		50	nA
	Digital input capacitance			5		pF
	Logic family		CMOS with Schmitt Trigger			
VIH	Input high logic level	DVDD = 4.5V to 5.5V	0.7 x DVDD		DVDD + 0.3	V
VIL	Input low logic level	DVDD = 4.5V to 5.5V	–0.3		0.3 x DVDD	V
	Logic family		LVCMOS			
VIH	Input high logic level	DVDD = 2.3V to 3.6V	2		DVDD + 0.3	V
VIL	Input low logic level	DVDD = 2.3V to 3.6V	–0.3		0.8	V

5.5 Electrical Characteristics (continued)

at AVDD and DVDD supply voltage ranges specified in *Recommended Operating Conditions*, VREF = 2.5V (internal), and maximum throughput (unless otherwise noted); minimum and maximum values at $T_A = -55^{\circ}\text{C}$ to 125°C ; typical values at $T_A = 25^{\circ}\text{C}$, AVDD = 5V, and DVDD = 3.3V

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL OUTPUTS						
C _{OUT}	Output capacitance			5		pF
C _{LOAD}	Load capacitance				30	pF
	Logic family			CMOS		
V _{IH}	Output high logic level	DVDD = 4.5V, I _{LOAD} = -100uA	4.44			V
V _{IL}	Output low logic level	DVDD = 4.5V, I _{LOAD} = 100uA			0.5	V
	Logic family			LVC MOS		
V _{IH}	Output high logic level	DVDD = 2.3V, I _{LOAD} = -100uA	DVDD - 0.2			V
V _{IL}	Output low logic level	DVDD = 2.3V, I _{LOAD} = 100uA			0.2	V
POWER SUPPLY						
AIDD	Analog supply current	AVDD = 3.6V		12	18	mA
		AVDD = 5.5V		15	25	
		AVDD = 3.6V, sleep and auto-sleep modes		0.8	2	
		AVDD = 5.5V, sleep and auto-sleep modes		0.9	6.2	
		Power-down mode			0.15	
DIDD	Digital supply current	DVDD = 3.6V, C _{LOAD} = 10pF		1.1	3	mA
		DVDD = 5.5V, C _{LOAD} = 10pF		3	13	
P _D	Power-dissipation (normal operation)	AVDD = DVDD = 3.6V		47.2	66.6	mW
		AVDD = 5.5V, DVDD = 3.6V		86.5	135	

- (1) Reference output current is not internally limited.
- (2) Digital pins input and output characteristics specified by design; not production tested.

5.6 Timing Requirements

at AVDD and DVDD supply voltage ranges specified in *Recommended Operating Conditions*, VREF = 2.5V (internal), and maximum throughput (unless otherwise noted); minimum and maximum values at $T_A = -55^{\circ}\text{C}$ to 125°C ; typical values at $T_A = 25^{\circ}\text{C}$, AVDD = 5V, and DVDD = 3.3V

			MIN	TYP	MAX	UNIT
SAMPLING DYNAMICS						
f_{CLK}	Serial clock frequency	Half-clock mode			20	MHz
		Full-clock mode			40	
t_{CLK}	Serial clock period	Half-clock mode	50			ns
		Full-clock mode	25			
f_{DATA}	ADC sampling frequency		25		1000	kSPS
t_{DATA}	ADC sampling period ($1/f_{\text{DATA}}$)		1			μs
SPI INTERFACE TIMINGS						
t_{CLKL}	Clock low time		11.25			ns
t_{CLKH}	Clock high time		11.25			ns
t_1	CONVST rising to first CLOCK rising edge		12			ns
t_2	CONVST high time		10			ns
		Half-clock mode: timing modes II and IV only			1	t_{CLK}
t_3	RD high time, half-clock mode: timing modes II, IV, SII, and SIV only				1	t_{CLK}
t_{S1}	RD high to CLOCK falling edge setup time		5			ns
t_{H1}	RD high to CLOCK falling edge hold time		5			ns
t_{S2}	Input data valid to CLOCK falling edge setup time		5			ns
t_{H2}	Input data valid to CLOCK falling edge hold time		4			ns

5.7 Switching Characteristics

at AVDD and DVDD supply voltage ranges specified in *Recommended Operating Conditions*, VREF = 2.5V (internal), and maximum throughput (unless otherwise noted); minimum and maximum values at $T_A = -55^{\circ}\text{C}$ to 125°C ; typical values at $T_A = 25^{\circ}\text{C}$, AVDD = 5V, and DVDD = 3.3V

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SAMPLING DYNAMICS						
t_{CONV}	Conversion time per ADC	Half-clock mode	17.5			t_{CLK}
		Full-clock mode	35			
t_{ACQ}	Acquisition time	Half-clock mode	2			t_{CLK}
		Full-clock mode	4			
t_A	Aperture delay				6	ns
	t_A match			50		ps
	Aperture jitter			50		ps
SPI INTERFACE TIMINGS						
t_{D1}	CONVST rising edge to BUSY high delay ⁽¹⁾	$2.3\text{V} \leq \text{DVDD} \leq 3.6\text{V}$			19	ns
		$4.5\text{V} \leq \text{DVDD} \leq 5.5\text{V}$			16	
t_{D2}	CLOCK 18 th falling edge (half-clock mode) or 24 th rising edge (full-clock mode) to BUSY low delay	$2.3\text{V} \leq \text{DVDD} \leq 3.6\text{V}$			25	ns
		$4.5\text{V} \leq \text{DVDD} \leq 5.5\text{V}$			20	
t_{D3}	CLOCK rising edge to next data valid delay in half-clock mode	$2.3\text{V} \leq \text{DVDD} \leq 3.6\text{V}$			14	ns
		$4.5\text{V} \leq \text{DVDD} \leq 5.5\text{V}$			12	
t_{H3}	Output data to CLOCK rising edge hold time, half-clock mode		3			ns
t_{D4}	CLOCK falling edge to next data valid delay, full-clock mode				19	ns

5.7 Switching Characteristics (continued)

at AVDD and DVDD supply voltage ranges specified in *Recommended Operating Conditions*, VREF = 2.5V (internal), and maximum throughput (unless otherwise noted); minimum and maximum values at $T_A = -55^\circ\text{C}$ to 125°C ; typical values at $T_A = 25^\circ\text{C}$, AVDD = 5V, and DVDD = 3.3V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{H4}	Output data to CLOCK falling edge hold time, full-clock mode	7			ns
t_{D5}	RD falling edge to first data valid	$2.3\text{V} \leq \text{DVDD} \leq 3.6\text{V}$		16	ns
		$4.5\text{V} \leq \text{DVDD} \leq 5.5\text{V}$		12	ns
t_{D6}	$\overline{\text{CS}}$ rising edge to SDOx tristate delay			6	ns
INTERNAL VOLTAGE REFERENCE					
t_{REFON}	Reference output settling time	$C_{\text{REF}} = 22\mu\text{F}$	8		ms

(1) Not applicable in auto-sleep power-down mode.

5.8 Timing Diagrams




Figure 5-1. Detailed Timing Diagram: Half-Clock Mode




Figure 5-2. Detailed Timing Diagram: Full-Clock Mode

5.9 Typical Characteristics

at $T_A = +25^\circ\text{C}$, $AVDD = 5\text{V}$, $DVDD = 3.3\text{V}$, $V_{REF} = 2.5\text{V}$ (internal), and $f_{DATA} = 1\text{MSPS}$ (unless otherwise noted)




Figure 5-3. Integral Nonlinearity vs Data Rate




Figure 5-4. Differential Nonlinearity vs Data Rate




Figure 5-5. Integral Nonlinearity vs Code




Figure 5-6. Differential Nonlinearity vs Code




Figure 5-7. Integral Nonlinearity vs Temperature




Figure 5-8. Differential Nonlinearity vs Temperature

5.9 Typical Characteristics (continued)

at $T_A = +25^\circ\text{C}$, $AVDD = 5\text{V}$, $DVDD = 3.3\text{V}$, $V_{REF} = 2.5\text{V}$ (internal), and $f_{DATA} = 1\text{MSPS}$ (unless otherwise noted)




Figure 5-9. Offset Error and Offset Match vs Analog Supply Voltage




Figure 5-10. Offset Error and Offset Match vs Temperature




Figure 5-11. Gain Error and Gain Match vs Analog Supply Voltage




Figure 5-12. Gain Error and Gain Match vs Temperature




Figure 5-13. Common-Mode Rejection Ratio vs Analog Supply Voltage




Figure 5-14. Common-Mode Rejection Ratio vs Temperature

5.9 Typical Characteristics (continued)

at $T_A = +25^\circ\text{C}$, $AVDD = 5\text{V}$, $DVDD = 3.3\text{V}$, $V_{REF} = 2.5\text{V}$ (internal), and $f_{DATA} = 1\text{MSPS}$ (unless otherwise noted)




Figure 5-15. Frequency Spectrum (4096 Point FFT; $f_{IN} = 10\text{kHz}$)




Figure 5-16. Frequency Spectrum (4096 Point FFT; $f_{IN} = 10\text{kHz}$, $f_{SAMPLE} = 0.5\text{MSPS}$)




Figure 5-17. Signal-to-Noise Ratio and Signal-to-Noise + Distortion vs Input Signal Frequency




Figure 5-18. Signal-to-Noise Ratio and Signal-to-Noise + Distortion vs Temperature




Figure 5-19. Total Harmonic Distortion vs Input Signal Frequency




Figure 5-20. Total Harmonic Distortion vs Temperature

5.9 Typical Characteristics (continued)

at $T_A = +25^\circ\text{C}$, $AVDD = 5\text{V}$, $DVDD = 3.3\text{V}$, $V_{REF} = 2.5\text{V}$ (internal), and $f_{DATA} = 1\text{MSPS}$ (unless otherwise noted)




Figure 5-21. Spurious-Free Dynamic Range vs Input Signal Frequency




Figure 5-22. Spurious-Free Dynamic Range vs Temperature




Figure 5-23. Analog Supply Current vs Temperature




Figure 5-24. Digital Supply Current vs Temperature




Figure 5-25. Analog Supply Current vs Data Rate




Figure 5-26. Analog Supply Current vs Data Rate (Auto-Sleep Mode)

6 Detailed Description


6.1 Overview

The ADC168M102R-SEP contains two 16-bit analog-to-digital converters (ADCs), that operate based on the successive approximation register (SAR) principle. These ADCs sample and convert simultaneously. Conversion time is potentially as low as 875ns. Adding a 100ns acquisition time, and a 25ns margin for propagation delay and CONVST pulse generation, results in a 1MSPS maximum conversion rate.

Each ADC has a fully differential 2:1 multiplexer front-end. In many common applications, all negative input signals remain at the same constant voltage (for example, 2.5V). For these applications, use the multiplexer in a pseudo-differential 4:1 mode. In this mode, the CMx pins function as common-mode pins and all four analog inputs are referred to the corresponding CMx pin.

The ADC168M102R-SEP also includes a 2.5V internal reference. This reference drives two independently programmable, 10-bit digital-to-analog converters (DACs). Thus, allowing the voltage at each REFIOx pin to be adjusted through the internal REFDACx registers in 2.44mV steps. A low-noise, unity-gain operational amplifier buffers each DAC output and drives the REFIOx pin.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Analog

This section discusses the analog input circuit, the ADCs, and the reference design of the device.

6.3.1.1 Analog Inputs

As shown in [Figure 6-1](#), each ADC is fed by an input multiplexer. Each multiplexer is used in either a fully differential 2:1 configuration ([Table 6-1](#)) or a pseudo-differential 4:1 configuration ([Table 6-2](#)).




Figure 6-1. Input Multiplexer Configuration

Use either the external M0 pin or the C[1:0] bits in the Configuration (CONFIG) register for channel selection in fully differential mode. In pseudo-differential mode, channel selection is performed with the SEQFIFO register. In either mode, changing the multiplexer settings impacts the conversion started with the next CONVST pulse.

Table 6-1. Fully Differential 2:1 Multiplexer Configuration

C1	C0	ADC+	ADC–
0	x	CHx0P	CHx0N
1	x	CHx1P	CHx1N

Table 6-2. Pseudo-Differential 4:1 Multiplexer Configuration

C1	C0	ADC+	ADC–
0	0	CHx0	CMx/REFIOx
0	1	CHx1	CMx/REFIOx
1	0	CHx2	CMx/REFIOx
1	1	CHx3	CMx/REFIOx

The input path for the converter is fully differential and provides a good common-mode rejection of 92dB at 100kHz. The high CMRR also helps suppress noise in harsh industrial environments.

Each 40pF sample-and-hold capacitor (C_S in [Figure 6-2](#)) is connected through switches to the multiplexer output. Opening the switches holds the sampled data during the conversion process. After the conversion completes, both capacitors are precharged for the duration of one clock cycle to the voltage present at the REFIOx pin. After precharging, the multiplexer outputs are connected to the sampling capacitors again. The voltage at the analog input pin is usually different from the reference voltage. Therefore, charge the sample capacitors to within one-half LSB for 16-bit accuracy during the acquisition time t_{ACQ} (see [Figure 5-1](#) and [Figure 5-2](#)).




Figure 6-2. Equivalent Analog Input Circuit

Acquisition is indicated with the BUSY signal low. Acquisition starts by closing the input switches (after finishing the previous conversion and precharging) and finishes with the rising edge of the CONVST signal. If the device operates at full speed, the acquisition time is typically 100ns.

As shown in, [Equation 1](#) calculate the minimum –3dB bandwidth of the driving operational amplifier with $n = 16$ for the resolution of the ADC168M102R-SEP:

$$f_{-3dB} = \frac{\ln(2)(n + 1)}{2\pi t_{ACQ}} \quad (1)$$

With $t_{ACQ} = 100\text{ns}$, the minimum bandwidth of the driving amplifier is 19MHz for the ADC168M102R-SEP. The required bandwidth is potentially lower if the application allows a longer acquisition time.

A gain error occurs if a given application does not fulfill the settling requirement in [Equation 1](#). However, linearity and THD are not directly affected as a result of precharging the capacitors.

The [OPA365](#) from Texas Instruments is recommended as a driver. In addition to offering the required bandwidth, the OPA365 also provides a low offset and excellent THD performance (see the [Application and Implementation](#) section).

The phase margin of the driving operational amplifier is usually reduced by the ADC sampling capacitor. A resistor placed between the capacitor and the amplifier limits this effect. Therefore, place an internal 100Ω resistor (R_{SER}) in series with the switch. The switch resistance (R_{SW}) is typically 100Ω; see [Figure 6-2](#).

An input driver is not required if the impedance of the signal source (R_{SOURCE}) fulfills the requirement of [Equation 2](#):

$$R_{SOURCE} < \frac{t_{ACQ}}{C_S \ln(2)(n + 1)} - (R_{SER} + R_{SW}) \quad (2)$$

where:

- $n = 16$ is the ADC168M102R-SEP resolution
- $C_S = 40\text{pF}$ sample capacitance
- $R_{SER} = 100\Omega$ input resistor value
- $R_{SW} = 100\Omega$ switch resistance value

With $t_{ACQ} = 100\text{ns}$, make sure the maximum source impedance is less than 12Ω for the ADC168M102R-SEP. The source impedance is potentially higher if the ADC is used at a lower data rate.

The differential input voltage range of the ADC is $\pm V_{REF}$, the voltage at the selected REFIOx pin.

Keep the voltage for all inputs within the 0.3V limit below AGND and above AVDD. Do not allow dc current to flow through the inputs. Exceeding these limits causes the internal ESD diodes to conduct, leading to increased leakage current that potentially damages the device. Current is only necessary to recharge the sample-and-hold capacitors.

Directly tie any unused inputs to AGND or RGND without the need of a pulldown resistor.

6.3.1.2 Analog-to-Digital Converters (ADCs)

The ADC168M102R-SEP includes two 1MSPS, 16-bit SAR ADCs that include sample-and-hold, respectively; see the [Functional Block Diagram](#).

6.3.1.3 CONVST

The analog inputs are held with the CONVST rising edge (conversion start) signal. The setup time of CONVST referred to the next CLOCK rising edge (system clock) is 12ns (minimum). The conversion automatically starts with the rising CLOCK edge. Do not issue a rising CONVST edge during a conversion (that is, when BUSY is high).

RD (read data) and CONVST are shorted to minimize necessary software and wiring. The RD signal is triggered by the device on the falling CLOCK edge. Therefore, activate the combined signals with the rising CLOCK edge. The conversion then starts with the subsequent rising CLOCK edge. In modes with only SDOA active, the maximum length of the combined RD and CONVST signal is one clock cycle if half-clock timing is used. These modes are II, IV, SII, and SIV.

If CONVST and RD are combined, make sure \overline{CS} is low whenever a new conversion starts. However, this condition is not required if RD and CONVST are controlled separately. If the first-in, first-out (FIFO) is used, control CONVST separately from RD.

After completing a conversion, the sample capacitors are automatically precharged to the reference voltage value used to significantly reduce crosstalk among the multiplexed input channels.

6.3.1.4 CLOCK

The ADC168M102R-SEP uses an external clock with an allowable frequency range that depends on the mode being used. By default (after power-up), the ADC operates in half-clock mode that supports a clock ranging from 0.5MHz to 20MHz. In full-clock mode, the ADC requires a clock ranging from 1MHz to 40MHz. For maximum data throughput, keep the clock signal continuously running. However, when using the device in burst mode, keep the clock held static low or high when read access completes and before starting a new conversion.

Keep the CLOCK duty cycle at 50%. However, the device functions properly with a duty cycle between 30% and 70%.

6.3.1.5 RESET

The ADC168M102R-SEP features an internal power-on reset (POR) function. A user-controlled reset is also issued using the SDI register bits A[3:0] (see the [Digital](#) section).

6.3.1.6 REFIOx

The ADC168M102R-SEP includes a low-drift, 2.5V internal reference source. This source feeds two, 10-bit string DACs that are controlled through registers. As a result of this architecture, the reference voltages at REFIOx are programmable in 2.44mV steps and adjusted to application requirements without additional external components. The actual output voltage is calculated using [Equation 3](#), with *code* being the decimal value of the REFDACx register content:

$$V_{REF} = \frac{2.5V(code + 1)}{1024} \quad (3)$$

The reference DAC has a fixed transition at code 508 (0x1FC). At this code, the DAC shows a jump of up to 10mV in the transfer function. [Table 6-3](#) lists some examples of internal reference DAC settings. However, to provide proper performance, do not program the REFDACx output voltage below 0.5V.

Table 6-3. REFDACx Setting Examples

VREFOUT (NOM)	DECIMAL CODE	BINARY CODE	HEXADECIMAL CODE
0.5000V	205	00 1100 1101	0CDh
1.2429V	507	01 1111 1100	1FBh
1.2427V	508	01 1111 1101	1FCh
2.5000V	1023	11 1111 1111	3FFh

A minimum of 22μF capacitance is required on each REFIOx output to keep the references stable. The settling time is 8ms (maximum) with the reference capacitor connected. Smaller reference capacitance values reduce the DNL, INL, and ac performance of the device. By default, both reference outputs are disabled and the respective values are set to 2.5V after power-up.

For applications that use an external reference source, the internal reference is disabled (default) using the RPD bit in the CONFIG register (see the [Digital](#) section). The REFIOx pins are directly connected to the ADC;

therefore, the internal switching generates spikes at this pin. Thus, use an external 22µF capacitor to the analog ground (AGND) to stabilize the reference input voltage.

Leave disabled REFIOx pins floating or directly tied to AGND or RGND.

Each reference DAC output is individually selected as a source for each channel input using the Rxx bits in the REFCM register. [Figure 6-3](#) shows a simplified block diagram of the internal circuit.




Figure 6-3. Reference Selection Circuit

6.3.2 Digital

This section reviews the timing and control of the serial interface.

The ADC168M102R-SEP offers a set of internal registers that allows the control of several device features and modes. See the [Register Map](#) section for details. [Table 6-4](#) lists the supported device operating modes.

Table 6-4. Supported Operating Modes

INPUT SIGNAL TYPE	MANUAL CHANNEL SELECTION	AUTOMATIC CHANNEL SELECTION
Fully differential (PDE bit = 0)	Operating modes: I, II, and special mode II Channel information is selectable through the CID bit FIFO: Not available	Operating modes: III, IV and special mode IV Channel information is selectable through the CID bit. FIFO: Available in mode III and special mode IV. When used, a single read pulse allows reading of all data.
Pseudo-differential (PDE bit = 1)	Operating modes: I, II and special mode II Channel information is selectable through the CID bit FIFO: Not available	Operating modes: III and special mode IV Channel information is not available (CID bit forced to 1). FIFO: Available in mode III and special mode IV. When used, a single read pulse allows reading of all data. Pseudo-differential sequencer is enabled.

6.3.2.1 Mode Selection Pins M0 and M1

As shown in [Table 6-5](#), configure the ADC168M102R-SEP to four different operating modes using the M0 and M1 mode pins.

Table 6-5. M0, M1 Truth Table

M0	M1	CHANNEL SELECTION	SDOx USED
0	0	Manual (through SDI)	SDOA and SDOB
0	1	Manual (through SDI)	SDOA only
1	0	Automatic	SDOA and SDOB
1	1	Automatic	SDOA only

The M0 pin sets either manual or automatic channel selection. In manual mode, the CONFIG register bits C[1:0] select between channels CHx0 and CHx1. In automatic mode, the CONFIG register bits C[1:0] are ignored and channel selection is controlled by the device after each conversion. The automatic channel selection is only performed on fully differential inputs in this case. For pseudo-differential inputs, the internal sequencer controls the input multiplexer.

The M1 pin selects how serial data are transmitted. Serial data are transmitted simultaneously on both SDOA and SDOB outputs for each channel (respectively), or only the SDOA output transmits data from both channels. See [Figure 6-5](#) through [Figure 6-10](#) and the associated text for more information.

Additionally, the SDI pin controls device functionality through the internal register; see the [Register Map](#) section for details.

6.3.2.2 Half-Clock Mode (Default Mode After Power-Up and Reset)

The ADC168M102R-SEP powers up in half-clock mode. In this mode, the ADC requires at least 20 CLOCKS for a complete conversion cycle, including the acquisition phase. The conversion result is only read during the next conversion cycle. The first output bit is available with the falling RD edge, and the following output data bits are refreshed with the CLOCK rising edge.

6.3.2.3 Full-Clock Mode (Allowing Conversion and Data Readout Within 1μs, Supported In Dual Output Modes)

The full-clock mode allows converting data and reading the result within 1μs. The entire cycle requires 40 CLOCKS. The first output bit is available with the falling RD edge. The following output data bits are refreshed with the falling edge of the CLOCK in this mode.

Use the full-clock mode with a 4.5V to 5.5V AVDD power supply range and a 2.3V to 3.6V DVDD digital supply range. The internal FIFO is disabled in full-clock mode.

6.3.2.4 2-Bit Counter

This device offers a selectable 2-bit counter (activated using the CE bit in the CONFIG register) that is a useful feature in safety applications. The counter value automatically increments whenever a new conversion result is stored in the output register, indicating a new value. The counter default value after power-up is 01 (followed by 10, 11, 00, 01, and so on); see [Figure 7-3](#). The counter value increments only when new conversion results are transferred to the output register. Thus, this counter verifies the ADC performed a conversion and the data read are the new conversion result (not an old result read multiple times).

6.4 Device Functional Modes

6.4.1 Power-Down Modes and Reset

This device has a comprehensive built-in power-down feature. There are three power-down modes: power-down, sleep, and auto-sleep. All three power-down modes are activated by write access completion, during which the related bits are asserted (PD[1:0]). All modes are deactivated by deasserting the respective bits in the CONFIG register. The content of the CONFIG register is not affected by any of the power-down modes. Any ongoing conversion is finished before entering any of the power-down modes. [Table 6-6](#) summarizes the differences among the three power-down modes.

Table 6-6. Power-Down Modes

POWER-DOWN MODE	POWER-DOWN CURRENT	POWER-DOWN ENABLED BY	POWER-DOWN START BY	DELAY TIME TO POWER-DOWN	NORMAL OPERATION BY	WAKEUP TIME	POWER-DOWN DISABLED BY
Power-down	5 μ A	PD[1:0] = 01	Write access completed	20 μ s	PD[1:0] = 00	8ms	PD[1:0] = 00
Sleep	1.2mA (3.6V)	PD[1:0] = 10	Write access completed	10 μ s	PD[1:0] = 00	7 or 14 CLOCK cycles	PD[1:0] = 00
Auto-sleep	1.2mA (3.6V)	PD[1:0] = 11	Each end of conversion	10 μ s	CONVST pulse	7 or 14 CLOCK cycles	PD[1:0] = 00

6.4.1.1 Power-Down Mode

In power-down mode (PD[1:0] = 01), all functional blocks except the digital interface are disabled. In this mode, the current demand is reduced to 5 μ A within 20 μ s. The wakeup time from power-down mode is 8ms when using a reference capacitor of 22 μ F. The device goes into power-down mode after completing any ongoing conversions.

6.4.1.2 Sleep Mode

In sleep mode (PD[1:0] = 10), the device reduces the current demand to approximately 0.9mA within 10 μ s. The device goes into sleep mode after completing any ongoing conversions.


6.4.1.3 Auto-Sleep Mode

Auto-sleep mode is almost identical to sleep mode. The only differences are the method of activating the mode and waking up the device. The CONFIG register bits PD[1:0] = 11 only enable or disable this feature. If auto-sleep mode is enabled, the device automatically turns off the biasing after finishing a conversion; thus, the end of conversion actually activates auto-sleep mode. If sequencer mode is used and individual conversion start pulses are chosen (S1 = 0), the device automatically powers down after each conversion. If a single CONVST pulse starts the sequence (S1 = 1), power-down is activated when the entire sequence completes.

The device wakes up with the next CONVST pulse. However, the analog input is held in sample mode for another seven clock cycles in half-clock mode, or 14 clock cycles in full-clock mode. Thereafter (see [Figure 6-4](#)), the actual conversion starts (BUSY goes high). This time is required to settle the internal circuitry to the required voltage levels. The conversion result is delayed in auto-sleep mode; see [Figure 6-10](#).

In this mode, the current demand is reduced to approximately 1.2mA within 10 μ s.

Half-Clock Mode



Full-Clock Mode




Figure 6-4. Actual Conversion Start In Auto-Sleep Mode

6.4.1.4 Reset

To issue a device reset, generate an RD pulse and a control word containing A[3:0] = 0100. With the completion of this write access, the entire device including the serial interface is forced into reset, interrupting any ongoing conversions. The input is set to acquisition mode, and the register contents return to the default values. After approximately 20ns, the serial interface becomes active again. The device also supports an automatic power-up reset (POR) that provides proper (default) device settings.

6.5 Programming

6.5.1 Read Data Input (RD)

The RD input controls the serial data outputs SDOx. The falling edge of the RD pulse triggers the output of the first bit of the output data. When CID is 0, the first bit of output data on SDOx is the analog input channel indicator. When CID is 1, the first bit of output data on SDOx is the conversion result MSB, or the 15th bit of the selected register. This bit is followed by output bits that update with the CLOCK rising edge in half-clock mode, or the CLOCK falling edge in full-clock mode.

The RD input is controlled separately or in combination with the CONVST input (see [Figure 8-2](#) for a detailed timing diagram). If RD is controlled separately, issue RD whenever a conversion process is finished (that is, after the falling BUSY edge). However, to achieve the maximum data rate, read the conversion results during an ongoing conversion. In half-clock mode, do not issue the RD pulse between the 16th and 19th clock cycle after starting the conversion. In full-clock mode, do not issue the RD pulse between the 34th and 36th clock cycle in full-clock mode after starting the conversion.

If a read access is repeated without issuing a new conversion, the result of the last conversion is presented on the outputs again. Only perform a repeated readout when BUSY is low.

In full-clock mode, only the first read access delivers the correct channel information when the following readouts contain invalid channel details. Correct channel information occurs when CID is 0 in the CONFIG register. The channel information is corrected with the next conversion.

Read access to verify the content of the internal registers is described in the [Register Map](#) section.

6.5.2 Serial Data Outputs (SDOx)

The following sections explain the different modes of operation in detail.

As shown in [Table 6-7](#), the digital output code format of the ADC168M102R-SEP is binary two's complement.

Consider both detailed timing diagrams illustrated in [Figure 5-1](#) and [Figure 5-2](#). For maximum data throughput, the description and diagrams given in this document assume that the CONVST and RD pins are tied together. See [Figure 8-2](#) for timing details in this case. These pins are also able to be controlled independently.

Table 6-7. Output Data Format

DESCRIPTION	DIFFERENTIAL INPUT VOLTAGE	INPUT VOLTAGE AT CHxxP (CHxxN = V_{REF} = 2.5V)	BINARY CODE	HEXADECIMAL CODE
Positive full-scale	V_{REF}	5V	0111 1111 1111 1111	7FFF
Midscale	0V	2.5V	0000 0000 0000 0000	0000
Midscale – 1 LSB	$-2V_{REF}$ / resolution	2.499924V	1111 1111 1111 1111	FFFF
Negative full-scale	$-V_{REF}$	0V	1000 0000 0000 0000	8000

6.5.2.1 Mode I

With the M0 and M1 pins both set to 0, the device enters manual channel-control operation and outputs data on both SDOA and SDOB, accordingly. The SDI pin switches between the channels, as shown in the corresponding timing diagrams. A conversion is initiated by bringing CONVST high.

With the rising CONVST edge, the device switches asynchronously to the external CLOCK from sample to hold mode. The BUSY output pin goes high and remains high for the duration of the conversion cycle. On the falling edge of the second CLOCK cycle, the device latches in the channel for the next conversion cycle. This latching depending on the status of the CONFIG register bits C[1:0]. Bring \overline{CS} low to enable both serial outputs. Data are valid on the falling edge of every 20 clock cycles per conversion. The first two bits are set to 0. As shown in Figure 6-5, the subsequent data contain the 16-bit conversion result (the most significant bit is transferred first), with trailing zeroes.

This mode is used for fully- or pseudo-differential inputs; in both cases, channel information bits are 00 if the CID is 0. The FIFO is not available in this mode.




Figure 6-5. Mode I Timing (M0 = 0, M1 = 0, PDE = 0, CID = 1, Fully Differential Example)

6.5.2.2 Mode II (Half-Clock Mode Only)

With $M0 = 0$ and $M1 = 1$, the ADC168M102R-SEP also operates in manual channel-control mode. In this mode, the device outputs data on the SDOA pin only when SDOB is set to high impedance. All other pins function in the same manner as in mode I.

In half-clock mode, the device requires $2\mu\text{s}$ to perform a complete read cycle. This requirement is because 40 clock cycles are needed to output the results from both ADCs (instead of 20 cycles if $M1 = 0$). As shown in Figure 6-6, if the CONVST signal is issued every $1.0\mu\text{s}$ (required for the RD signal) as in mode I, ignore every second pulse. Make sure the CONVST and RD signals are not be longer than one clock cycle to provide proper functionality and avoid output data corruption.

Full-clock mode is not supported in this operational mode.

The output data consist of a 0, an ADC indicator, and 16 bits of conversion result with any trailing zeroes. The ADC indicator is 0 for CHAx or 1 for CHBx.

This mode is used for fully- or pseudo-differential inputs. Channel information is valid in fully differential mode only if CID is 0. CID contains correct ADC information when the channel bit is invalid in pseudo-differential mode. The FIFO is not available in this mode.

Changes to the FE, SR, PDE, and CID register bits are active starting from the next conversion with a delay of one read access.

Update the register settings using every other RD pulse. As shown in Figure 6-6, align these pulses either with the one starting the conversion or the one to read the conversion results of channel B.




Figure 6-6. Mode II Timing ($M0 = 0$, $M1 = 1$, $PDE = 0$, $CID = 0$, Pseudo-Differential Example)

6.5.2.3 Special Read Mode II (Half-Clock Mode Only)

For mode II, a special read mode is available where a single RD pulse triggers both data results to be read out. [Figure 6-7](#) shows a timing diagram of this mode. To activate this mode, set the SR bit in the CONFIG register to 1 (see [Table 7-1](#)). The CONVST and RD pins are still tied together but are issued every 40 CLOCK cycles instead of 20. Output data are presented on SDOA only when SDOB is held in tri-state.

Make sure the RD signal in this mode is not longer than one clock cycle to avoid corruption of output data.

This special mode is used for fully- or pseudo-differential inputs. Channel information is valid in fully differential mode only if the CID is 0. The CID contains correct ADC information when the channel bit is invalid in pseudo-differential mode. The FIFO is not available in this mode.




Figure 6-7. Special Read Mode II Timing Diagram (M0 = 0, M1 = 1, PDE = 0, SR = 1, CID = 0, Fully Differential Example)

6.5.2.4 Mode III

With $M0 = 1$ and $M1 = 0$, the device automatically cycles between the differential inputs (CONFIG register bits $C[1:0]$ are ignored). As shown in Figure 6-8, this cycling occurs when offering the conversion result of CHAx on SDOA and the conversion result of CHBx on SDOB.

Output data consist of a channel indicator, followed by a 0 and 16 bits of conversion result along with any trailing zeroes. The channel indicator is 0 for CHx0, or 1 for CHx1.

Use this mode fully- or pseudo-differential inputs (in pseudo-differential mode the sequencer controls the input multiplexer). Channel information is available in fully differential mode only if CID is 0 (CID is forced to 1 in pseudo-differential mode).

The internal FIFO is available in this mode; when used, a single read pulse allows all stored conversion data to be read. Make sure the FIFO is completely filled when used for the first time to provide proper functionality.




Figure 6-8. Mode III Timing ($M0 = 1$, $M1 = 0$, $PDE = 0$, $CID = 0$, Fully Differential Example)

6.5.2.5 Fully Differential Mode IV (Half-Clock Mode Only)

In the same way as mode II, mode IV uses the SDOA output line exclusively to transmit data when the differential channels are switched automatically. Following the first conversion after M1 goes high, as shown in [Figure 6-9](#), the SDOB output tri-states.

Output data consist of a channel indicator, followed by the ADC indicator and 16 bits of conversion result, ending with 00. The channel indicator is 0 for CHx0 or 1 for CHx1, and the ADC indicator is 0 for CHAx or 1 for CHBx.

Make sure the CONVST and RD signals are no longer than one clock cycle to provide proper functionality and avoid output data corruption.

Full-clock mode is not supported in this operational mode.

Channel information is available in fully differential mode if CID = 0. In pseudo-differential mode, the sequencer controls the channel selection in this mode. Use the SEQFIFO register to properly set the channel information. The internal FIFO is not available in this mode.

Changes to the FE, SR, PDE, and CID CONFIG register bits are active with the start of the next conversion. However, there is a delay of one read access.

Update the register using every other RD pulse. This pulse is aligned either with the pulse starting the conversion or the one that reads the channel B conversion results; compare with [Figure 6-6](#).




Figure 6-9. Fully Differential Mode IV Timing (M0 = 1, M1 = 1, PDE = 0, and CID = 0 Example)

6.5.2.6 Special Mode IV (Half-Clock Mode Only)

As with special mode II, this device also offers a special read mode for mode IV. In this mode, as shown in Figure 6-10, both data results of a conversion are read by triggering a single RD pulse. In this case, set the SR bit in the CONFIG register to 1. The CONVST and RD pins are still tied together, but are issued every 40 CLOCK cycles instead of 20. Make sure the RD signal in this mode is no longer than one clock cycle to avoid output data corruption.

Data are available on the SDOA pin, accordingly.

If auto-sleep power-down mode is enabled, as shown in Figure 6-10, the conversion results are presented during the next conversion.

Use this mode for fully- or pseudo-differential inputs (in pseudo-differential mode, the sequencer controls the input multiplexer). Channel information is available if the CID is 0 in fully differential mode only (CID is forced to 1 in pseudo-differential mode).

The internal FIFO is available in this mode; when used, a single read pulse allows all stored conversion data to be read. Make sure the FIFO is completely filled when used for the first time to provide proper functionality.




Figure 6-10. Special Read Mode IV Timing (M0 = 1, M1 = 1, PDE = 0, SR = 1, CID = 0, Fully Differential Example)

6.5.3 Programming the Reference DAC

Depending on which DAC is updated, the internal reference DACs is set by issuing an RD pulse. Make sure to provide a control word with $R[1:0] = 01$ and $A[3:0] = X010$ or $X101$. Thereafter, as shown in [Figure 6-11](#), generate a second RD pulse with a control word that starts with the first five bits ignored. The reference power control follows with the corresponding 10-bit DAC value.

To verify the DACs settings, generate an RD pulse when providing a control word containing $R[1:0] = 01$ and $A[3:0] = 0011$ or 0110 . This control word initializes the read access of the appropriate DAC register. Triggering the RD line again causes the SDOA output to provide the 16-bit DAC register value followed by 0000. However, make sure channel information is disabled (CID is 1). When channel information is enabled (CID is 0), the first two bits of the data output contain the currently selected analog input channel indicator. The 16-bit DAC register contents follow with an additional 00. The channel indicator is 0 for CHx0 or 1 for CHx1. Although the register contents are valid on SDOA ([Figure 6-11](#)), the conversion result of channel Ax is lost (if a conversion is performed in parallel). The conversion result of channel Bx is valid on SDOB (if enabled), and data on SDI are ignored.

The default value of the DAC registers after power-up is 7FFh, corresponding to a disabled reference voltage of 2.5V on both REFIOx pins.




Figure 6-11. DAC Register Write and Read Access Timing (Both SDOx Active and CID = 0)

7 Register Map

The ADC168M102R-SEP operation is controlled through a set of registers described in this section. [Table 7-1](#) shows the register map. Set the contents of these 16-bit registers with the serial data input (SDI) pin. This pin is coupled to RD and clocked into the device on each CLOCK falling edge. All data are transferred MSB first. All register updates become active with the CLOCK rising edge after completing the 16-clock-cycle write access operation.

Table 7-1. Register Map

REGISTER	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
CONFIG	C[1:0]		R[1:0]		PD[1:0]		FE	SR	FC	PDE	CID	CE	A[3:0]			
REFDAC1	Reserved					RPD	D[9:0]									
REFDAC2	Reserved					RPD	D[9:0]									
SEQFIFO	S[1:0]		SL[1:0]		C11	C10	C21	C20	C31	C30	C41	C40	SP1	SP0	FD1	FD0
REFCM	CMB[3:0]				CMA[3:0]				RB[3:0]				RA[3:0]			

To update the CONFIG register, a single write access is required. To update the contents of the other registers, a write access to the control register with the appropriate register address (bits A[3:0]) is required. A write access to the actual register follows thereafter. [Figure 7-1](#) shows a diagram of updating these registers. Update the CONFIG register contents when issuing a register read out access with a single register write access. For example, change the device mode to full-clock mode when activating the REFDAC1 register read access. A full-clock mode is active on the 16th clock cycle of the CONFIG register update. The REFDAC1 data are then presented according to the full-clock mode timing.

To verify the register contents, issue a read access with CONFIG register bits A[3:0]. This access is described in the [Programming the Reference DAC](#) section, based on an example of verifying the reference DAC register settings. The register contents are always available on SDOA with the next read command. For example, if the FIFO is used, the register contents are presented after the FIFO read access completes (see [Table 7-5](#) for more details). A complete read or write access requires a total of 40 clock cycles, during which a new access to the CONFIG register is not allowed.




Figure 7-1. Updating Internal Register Settings (Example: Half-Clock Mode, CID = 1)

Configuration (Config) Register

The configuration register selects the input channel, the activation of power-down modes, and the access to the sequencer and FIFO, reference selection, and reference DAC registers.

Figure 7-2. Config: Configuration Register (Default = 0000h)

15 (MSB)	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0 (LSB)
C[1:0]		R[1:0]		PD[1:0]		FE	SR	FC	PDE	CID	CE	A[3:0]			
R/W-0h		R/W-0h		R/W-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h			

Table 7-2. Config Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	C[1:0]	R/W	0h	Input channel selection. These bits control the multiplexer input selection depending on the status of the PDE bit. If PDE = 0 (default), the multiplexer is in fully differential mode and bits C[1:0] control the input multiplexer in the following manner: 0x = Conversion of analog signals at inputs CHx0P/CHx0N (default). 1x = Conversion of analog signals at inputs CHx1P/CHx1N. If PDE = 1, the multiplexer is in pseudo-differential mode and bits C[1:0] control the input multiplexer in the following manner: 00 = Conversion of analog signal at input CHx0 versus the selected CMx or REFIOx (default). 01 = Conversion of analog signal at input CHx1 versus the selected CMx or REFIOx. 10 = Conversion of analog signal at input CHx2 versus the selected CMx or REFIOx. 11 = Conversion of analog signal at input CHx3 versus the selected CMx or REFIOx.
13:12	R[1:0]	R/W	0h	Configuration register update control. These bits control the access to the CONFIG register. 00 = If M0 is 0, update of input selection bits C[1:0] only; if M0 is 1, no action (default). 01 = Update of the entire CONFIG register content enabled. 10 = Reserved for factory test; do not use. Changes potentially result in false behavior of the device. 11 = If M0 is 0, update of input selection bits C[1:0] only; if M0 is 1, no action.
11:10	PD[1:0]	R/W	0h	Power-down control. These bits control the different power-down modes of the device. 00 = Normal operation (default). 01 = Device is in power-down mode (see the Power-Down Modes and Reset section for details). 10 = Device is in sleep power-down mode (see the Power-Down Modes and Reset section for details). 11 = Device is in Auto-sleep power-down mode (see the Power-Down Modes and Reset section for details).
9	FE	R/W	0h	FIFO enable control. 0 = The internal FIFO is disabled (default). 1 = The internal FIFO is enabled. The depth of the FIFO is controlled by SEQFIFO register bits FD[1:0].
8	SR	R/W	0h	Special read mode control. 0 = Special read mode is disabled (default). 1 = Special read mode is enabled; see Figure 6-7 and Figure 6-10 for details.
7	FC	R/W	0h	Full clock mode operation control. 0 = Full-clock mode operation is disabled (default); see Figure 5-1 for details. 1 = Full-clock mode operation is enabled; see Figure 5-2 for details.

Table 7-2. Config Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6	PDE	R/W	0h	Pseudo-differential mode operation enable. 0 = 2x2 fully differential operation (default). 1 = 4x2 pseudo-differential operation.
5	CID	R/W	0h	Channel information disable. 0 = The channel information followed by conversion results or register contents are present on SDOx (default). 1 = Conversion data or register content is present on SDOx immediately after the falling edge of RD.
4	CE	R/W	0h	2-bit counter enable (see Figure 7-3). 0: The internal counter is disabled (default). 1: The counter value is available prior to the conversion result on SDOx (active only if CID = 0).
3:0	A[3:0]	R/W	0h	Register access control. These bits allow reading of the CONFIG register contents and control the access to the remaining registers of the device. x000 = Update CONFIG register contents only (default) 0001 = Read CONFIG register content on SDOA with next access (see Figure 7-1). x010 = Write to REFDAC1 register with next access (see Figure 7-1). 0011 = Read REFDAC1 register content on SDOA with next access (see Figure 7-1). 0100 = Generate software reset of the device. x101 = Write to REFDAC2 register with next access (see Figure 7-1). 0110 = Read REFDAC2 register content on SDOA with next access (see Figure 7-1). x111 = Update CONFIG register contents only. 1001 = Write to SEQFIFO register with next access (see Figure 7-1). 1011 = Read SEQFIFO register content on SDOA with next access (see Figure 7-1). 1100 = Write to REFCM register with next access (see Figure 7-1). 1110 = Read REFCM register content on SDOA with next access (see Figure 7-1).




Figure 7-3. 2-Bit Counter Feature (Half-Clock Mode, Manual Channel Control, CID = 0)

REFDAC1 and REFDAC2 Registers

Two reference DAC registers allow for enabling and setting up the appropriate value for each of the output string DACs that are connected to the REFIO1 and REFIO2 pins.

Figure 7-4. REFDAC1 Control Register (Default = 07FFh)

15 (MSB)	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0 (LSB)
Reserved					RPD	D[9:0]									
R/W-0h					R/W-1h					R/W-3FFh					

Table 7-3. REFDAC1 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:11	Reserved	R/W	0h	Not used; always set to 0.
10	RPD	R/W	1h	DAC1 power down. 0 = Internal reference path 1 is enabled and the reference voltage is available at the REFIO1 pin. 1 = The internal reference path is disabled (default).
9:0	D[9:0]	R/W	3FFh	DAC1 setting bits. These bits correspond to the settings of the internal reference DACs (compare REFIO section). The D9 bit is the MSB value of the DAC. Default value is 3FFh (2.5V nom).

Figure 7-5. REFDAC2 Control Register (Default = 07FFh)

15 (MSB)	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0 (LSB)
Reserved					RPD	D[9:0]									
R/W-0h					R/W-1h					R/W-3FFh					

Table 7-4. REFDAC2 Register Field Descriptions

Bit	Field	Type	Reset	Description
15:11	Reserved	R/W	0h	Not used; always set to 0.
10	RPD	R/W	1h	DAC2 power down. 0 = Internal reference path 2 is enabled and the reference voltage is available at the REFIO2 pin. 1 = The internal reference path is disabled (default).
9:0	D[9:0]	R/W	3FFh	DAC2 setting bits. These bits correspond to the settings of the internal reference DACs (compare REFIO section). The D9 bit is the MSB value of the DAC. Default value is 3FFh (2.5V nom).

Sequencer/FIFO (SEQFIFO) Register

The ADC168M102R-SEP features a programmable sequencer that controls the switching of the ADC input multiplexer in pseudo-differential, automatic channel-selection mode only. When used, a single read pulse allows all stored conversion data to be read. A single CONVST is required to control the conversion of the entire sequence. If the sequencer is used, control CONVST and RD independently (see [Figure 7-7](#) and [Figure 7-8](#)).

Additionally, a programmable FIFO is available on each channel that allows storing up to four conversion results. Both features are controlled using this register. If FIFO is used, contrl CONVST and RD independently. After activation of this feature, make sure the FIFO is full before being read for the first time.

If the FIFO is full and a new conversion starts, the contents are shifted by one and the oldest result is lost. Only when the sequencer is used are the entire FIFO contents lost (that is, all bits are automatically set to 0). The FIFO is used independently from the sequencer. When both are used, finish the complete sequence before reading the data out of the FIFO; otherwise, the data are potentially corrupted.

[Table 7-5](#) contains details of the data readout requirements depending on the FIFO settings in automatic channel selection mode.

Table 7-5. Conversion Result Read Out In FIFO Mode

AUTOMATIC CHANNEL SELECTION		
INPUT SIGNAL TYPE	FE = 0	FE = 1
Fully differential input mode	Read cycle length = 1 word. One RD pulse required after each conversion.	Read cycle length = 2 × FIFO length. One RD pulse required for the entire FIFO content.
Pseudo-differential input mode	Read cycle length = 1 word. One RD pulse required after each conversion or after completing the sequence if S1 = 1 and S0 = 1.	Read cycle length = 2 × sequencer length × FIFO length. One RD pulse required for the entire FIFO content.

Figure 7-6. SEQFIFO: Sequencer and FIFO Register (Default = 0000h) ⁽¹⁾

15 (MSB)	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0 (LSB)
S[1:0]	SL[1:0]	C1[1:0]	C2[1:0]	C3[1:0]	C4[1:0]	SP[1:0]	FD[1:0]								
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h								

(1) The sequencer is used in pseudo-differential mode only. Set this register before setting the REFCM register.


Table 7-6. SEQFIFO Register Field Descriptions

Bit	Field	Type	Reset	Description
15:14	S[1:0]	R/W	0h	Sequencer mode selection (see Figure 7-7) in pseudo-differential mode only. These bits allow for the control of the number of CONVSTs required, and the behavior of the BUSY pin in sequencer mode. 0x = An individual CONVST is required with BUSY indicating each conversion (default). 10 = A single CONVST is required for the entire sequence with BUSY indicating each conversion (half-clock mode only). 11 = A single CONVST is required for the entire sequence with BUSY remaining high throughout the sequence (half-clock mode only).
13:12	SL[1:0]	R/W	0h	Sequencer length control. These bits control the length of a sequence. Bits [11:6] are only active if SL > 00. 00 = Do not use; use mode I or II instead, where M0 is 0 (default). 01 = Sequencer length is 2; C1x (bits[11:10]) and C2x (bits[9:8]) define the actual channel selection. 10 = Sequencer length is 3; C1x (bits[11:10]), C2x (bits[9:8]) and C3x (bits[7:6]) define the actual channel selection. 11 = Sequencer length is 4; C1x (bits[11:10]), C2x (bits[9:8]), C3x (bits[7:6]), and C4x (bits[5:4]) define the actual channel selection.
11:10	C1[1:0]	R/W	0h	First channel in sequence selection bits.


Table 7-6. SEQFIFO Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
9:8	C2[1:0]	R/W	0h	Second channel in sequence selection bits.
7:6	C3[1:0]	R/W	0h	Third channel in sequence selection bits.
5:4	C4[1:0]	R/W	0h	Fourth channel in sequence selection bits. Bits [11:4] control the pseudo-differential input multiplexer channel selection in sequencer mode. 00 = CHA0 and CHB0 are selected for the next conversion (default). 01 = CHA1 and CHB1 are selected for the next conversion. 10 = CHA2 and CHB2 are selected for the next conversion. 11 = CHA3 and CHB3 are selected for the next conversion.
3:2	SP[1:0]	R/W	0h	Sequence position bits (read only). These bits indicate the setting of the pseudo-differential input multiplexer in sequencer mode. 00 = Inputs selected using bits C1[1:0] are converted with next rising edge of CONVST (default). 01 = Inputs selected using bits C2[1:0] are converted with next rising edge of CONVST. 10 = Inputs selected using bits C3[1:0] are converted with next rising edge of CONVST. 11 = Inputs selected using bits C4[1:0] are converted with next rising edge of CONVST.
1:0	FD[1:0]	R/W	0h	FIFO depth control (see Figure 7-8). These bits control the depth of the internal FIFO if CONFIG register bit FE is 1. 00 = One conversion result per channel is stored in the FIFO for burst read access (default). 01 = Two conversion results per channel are stored in the FIFO for burst read access. 10 = Three conversion results per channel are stored in the FIFO for burst read access. 11 = Four conversion results per channel are stored in the FIFO for burst read access.

S1 = '0'



S1 = '1', S0 = '0' (half-clock mode only)



S1 = '1', S0 = '1' (half-clock mode only)





Figure 7-7. Sequencer Modes

FD[1:0] = '01', SL[1:0] = '00'



FD[1:0] = '01', SL[1:0] = '10'




Figure 7-8. FIFO and Sequencer Operation Example

Reference and Common-Mode Selection (REFCM) Register

For flexible adjustment of the common-mode voltage in pseudo-differential mode when simplifying the circuit layout, the ADC168M102R-SEP provides this register. This register assigns one of the CMx inputs as a reference for each input signal. According to the register settings, the CMx signals are internally connected to the appropriate negative input of each ADC.

Additionally, this register also allows flexible assignment of one internal reference DAC output as a reference for each channel in both fully- and pseudo-differential modes.

Figure 7-9. REFCM: Reference and Common-Mode Selection Register (Default = 0000h) ⁽¹⁾

15 (MSB)	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0 (LSB)
CMB[3:0]				CMA[3:0]				RB[3:0]				RA[3:0]			
R/W-0h				R/W-0h				R/W-0h				R/W-0h			

(1) Set this register after setting the SEQFIFO register.

Table 7-7. REFCM Register Field Descriptions

Bit	Field	Type	Reset	Description
15:8	CMxx	R/W	0h	Common-mode source selection bits (per input channel). These bits allow selection of the CMx input pins or the internal reference source as common-mode for pseudo-differential inputs B[3:0] and A[3:0]. The selected signal is connected to the negative input of the corresponding ADC. 0 = External common-mode source through CMx (default). 1 = Internal common-mode source = REFIOx, depending on settings of bits Rx[3:0].
7	RB3	R/W	0h	Internal reference DAC output selection for CHB3 in pseudo-differential mode, or channel CHB1P, CHB1N in fully differential mode. 0 = Internal reference source REFIO1 selected (default). 1 = Internal reference source REFIO2 selected.
6	RB2	R/W	0h	Internal reference DAC output selection for CHB2 in pseudo-differential mode only. 0 = Internal reference source REFIO1 selected (default). 1 = Internal reference source REFIO2 selected.
5	RB1	R/W	0h	Internal reference DAC output selection for CHB1 in pseudo-differential mode only. 0 = Internal reference source REFIO1 selected (default). 1 = Internal reference source REFIO2 selected.
4	RB0	R/W	0h	Internal reference DAC output selection for CHB0 in pseudo-differential mode, or channel CHB0P, CHB0N in fully differential mode. 0 = Internal reference source REFIO1 selected (default). 1 = Internal reference source REFIO2 selected.
3	RA3	R/W	0h	Internal reference DAC output selection for CHA3 in pseudo-differential mode, or channel CHA1P, CHA1N in fully differential mode. 0 = Internal reference source REFIO1 selected (default). 1 = Internal reference source REFIO2 selected.
2	RA2	R/W	0h	Internal reference DAC output selection for CHA2 in pseudo-differential mode only. 0 = Internal reference source REFIO1 selected (default). 1 = Internal reference source REFIO2 selected.
1	RA1	R/W	0h	Internal reference DAC output selection for CHA1 in pseudo-differential mode only. 0 = Internal reference source REFIO1 selected (default). 1 = Internal reference source REFIO2 selected.

Table 7-7. REFCM Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
0	RA0	R/W	0h	Internal reference DAC output selection for CHA0 in pseudo-differential mode, or channel CHA0P, CHA0N in fully differential mode. 0 = Internal reference source REFIO1 selected (default). 1 = Internal reference source REFIO2 selected.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

8.2 Typical Application




Figure 8-1. Four-Wire Application Configuration

8.2.1 Design Requirements

Table 8-1 shows the parameters for this application example. Use a data acquisition (DAQ) system capable of digitizing up to four differential input signals ranging from 0V to 5V with BW = 10kHz. This design also requires a throughput up to 1000kSPS. Make sure the ADC168M102R-SEP interfaces to an MCU using a 4-wire interface.

Table 8-1. Design Parameters

PARAMETER	VALUE
Analog input configuration	Differential
Interface configuration	4-wire

8.2.2 Detailed Design Procedure

An example of a minimum configuration for the ADC168M102R-SEP is illustrated in [Figure 8-1](#). In this case, the device is used in dual-channel, fully differential input mode with a four-wire digital interface. The digital interface is connected to the controller device and with default device settings after power up. The internal reference is disabled at power up to prevent driving against an external reference if used. Thus, an external reference source is used in this example. To use the internal reference, connect the SDI input to the controller, allowing access to the REFDAC registers. The corresponding timing diagram including the timing requirements are described in [Figure 8-2](#) and the [Switching Characteristics](#) table.

Make sure the input signal for the amplifiers fulfill the common-mode voltage requirements of the device in this configuration. The actual values of the resistors and capacitors depend on the bandwidth and performance requirements of the application.

[Equation 4](#) calculates these values:

$$f_{\text{FILTER}} = \frac{\ln(2)(n + 1)}{2\pi 2RC} \quad (4)$$

where:

- $n = 16$ for the ADC168M102R-SEP resolution

As a good trade-off between required minimum driver bandwidth and the capacitor value, use a capacitor value of at least 1nF.

Keeping the acquisition time in mind, calculate the resistor value as shown in [Equation 5](#) for each of the series resistors:

$$R = \frac{t_{\text{ACQ}}}{\ln(2)(n + 1)2C} \quad (5)$$

where:

- n = Device resolution




Figure 8-2. Four-Wire Application Timing (Half-Clock Mode)

8.2.3 Application Curve




Figure 8-3. Frequency Spectrum (4096 Point FFT; $f_{IN} = 10\text{kHz}$, $f_{SAMPLE} = 0.5\text{MSPS}$)

8.3 Power Supply Recommendations

The ADC168M102R-SEP has two separate supplies: DVDD and AVDD. Use the DVDD pin for the buffers of the digital interface and the AVDD pin for all remaining circuits.

DVDD ranges from 2.3V to 5.5V, allowing the ADC to easily interface with processors and controllers. To limit the injection of noise energy from external digital circuitry, properly filter DVDD. Place a $1\mu\text{F}$ bypass capacitor between the DVDD pin and the digital ground plane.

AVDD supplies the internal analog circuitry. For optimum performance, a linear regulator generates the analog supply voltage in a 2.7V to 5.5V range for the ADC and the necessary analog front-end.

Connect $1\mu\text{F}$ bypass capacitors to the analog ground plane such that the current flows through the pad of these capacitors. That is, place the vias on the opposite side of the connection between the capacitor and the power-supply pin of the ADC.

8.4 Layout

8.4.1 Layout Guidelines

For optimum performance, consider the physical layout of the ADC168M102R-SEP circuitry, particularly if the device is used at the maximum throughput rate. In this case, use a fixed phase relationship between CLOCK and CONVST.

Additionally, the high-performance SAR architecture is sensitive to glitches or sudden changes that occur just before latching the output of the internal analog comparator. The power supply, reference, ground connections, and digital inputs are potential sources of such interruptions. Therefore, when operating an n -bit SAR converter, there are n windows where large external transient voltages (glitches) potentially affect the conversion result. Such glitches originate from switching power supplies, nearby digital logic, or high-power devices. The degree of impact depends on the reference voltage, layout, and the actual timing of the external event.

With this possibility in mind, make sure power to the device is clean and well-bypassed. Place a $1\mu\text{F}$ ceramic bypass capacitor at each supply pin (connected to the corresponding ground pin) as close to the device as possible.

If the reference voltage is external, make sure the operational amplifier is able to drive the $22\mu\text{F}$ capacitor without oscillation. A series resistor between the driver output and the capacitor is potentially required. To minimize any code-dependent voltage drop on this path, use a small value for this resistor (10Ω max). TI's [REF50xx](#) family is able to directly drive such a capacitive load.

8.4.1.1 Grounding

Connect the AGND, RGND, and DGND pins to a clean ground reference. Keep all connections as short as possible to minimize the inductance of these paths. Use vias to connect the pads directly to the ground plane. In designs without ground planes, keep the ground trace as wide as possible. Avoid connections close to the grounding point of a microcontroller or digital signal processor.

Use a single solid ground plane for the entire printed circuit board (PCB) or a dedicated analog ground area. This usage depends on the circuit density of the board, placement of the analog and digital components, and the related current loops. For a separated analog ground area, provide a low-impedance connection between the analog and digital ground of the ADC. Place a bridge underneath (or next) to the ADC (see [Figure 8-4](#)) to create this connection. Otherwise, even short undershoots on the digital interface less than –300mV potentially lead to ESD diode conduction. When the ESD diodes conduct, current flows through the substrate and degrades the analog performance.

During PCB layout, avoid any return currents crossing any sensitive analog areas or signals. Make sure signals do not exceed the –300mV limit with respect to the corresponding (AGND or DGND) ground plane.

8.4.1.2 Digital Interface

To further optimize device performance, use a 10Ω to 100Ω series resistor on each digital pin of the device. In this manner, the slew rate of the input and output signals is reduced, limiting the noise injection from the digital interface.

8.4.2 Layout Example




Figure 8-4. Optimized Layout Recommendation

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [REF60xx High-Precision Voltage Reference With Integrated ADC Drive Buffer data sheet](#)
- Texas Instruments, [REF50xx Low-Noise, Very Low Drift, Precision Voltage Reference data sheet](#)
- Texas Instruments, [μA78xx Fixed Positive Voltage Regulators data sheet](#)

9.2 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.3 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.6 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
December 2024	*	Initial Release

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ADC168M102RRHBTSEP	Active	Production	VQFN (RHB) 32	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	(ADC168M, SEP) (102RSEP, ADC168M)
ADC168M102RRHBTSEP.A	Active	Production	VQFN (RHB) 32	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	(ADC168M, SEP) (102RSEP, ADC168M)

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADC168M102RRHBTSEP	VQFN	RHB	32	250	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADC168M102RRHBTSEP	VQFN	RHB	32	250	353.0	353.0	32.0

GENERIC PACKAGE VIEW

RHB 32

VQFN - 1 mm max height



5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4224745/A



4223442/B 08/2019

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RHB0032E

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:18X



SOLDER MASK DETAILS

4223442/B 08/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RHB0032E

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 33:
75% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:20X

4223442/B 08/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated