













Documents



OPA355-Q1

SLOS868C - DECEMBER 2013-REVISED MAY 2018

OPA355-Q1 200-MHz CMOS Operational Amplifier With Shutdown

Features

Qualified for Automotive Applications

AEC-Q100 Qualified With the Following Results

Device Temperature Grade 1: -40°C to +125°C Ambient Operating Temperature

Device HBM ESD Classification Level 2

Device CDM ESD Classification Level C4B

Unity-Gain Bandwidth: 450 MHz Wide Bandwidth: 200 MHz GBW

High Slew Rate: 360 V/µs Low Noise: 5.8 nV/√Hz

Excellent Video Performance:

Differential Gain: 0.02%

Differential Phase: 0.05° (0.1 dB)

 Gain Flatness: 75 MHz Input Range Includes Ground

Rail-to-Rail Output (Within 100 mV)

Low Input Bias Current: 3 pA Low Shutdown Current: 3.4 µA

Enable and Disable Time: 100 ns and 30 ns

Thermal Shutdown

Single-Supply Operating Range: 2.5 V to 5.5 V

MicroSIZE Packages

Applications

- Automotive
- Active Filters
- **High-Speed Integrators**
- Analog-to-Digital Converter (ADC) Input Buffers
- Digital-to-Analog Converter (DAC) Output **Amplifiers**

3 Description

The OPA355-Q1 device is a high-speed, voltagefeedback CMOS operational amplifier designed for applications requiring wide bandwidth. The OPA355-Q1 device is unity-gain stable and can drive large output currents. In addition, the OPA355-Q1 device has a digital shutdown (enable) function. This feature provides power saving during idle periods and places the output in a high-impedance state to support output multiplexing. The differential gain is 0.02% and the differential phase is 0.05°. The quiescent current is 8.3 mA per channel.

The OPA355-Q1 device is optimized for operation on single supply or dual supplies as low as 2.5 V (±1.25 V) and up to 5.5 V (±2.75 V). The common-mode input range for the OPA355-Q1 device extends 100 mV below ground and up to 1.5 V from V+. The output swing is within 100 mV of the rails, supporting wide dynamic range.

The OPA355-Q1 device is available in a single SOT-23-6 package and is specified over the extended -40°C to +125°C temperature range.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
OPA355-Q1	SOT-23 (6)	2.90 mm × 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.






Table of Contents

1	Features 1		8.2 Functional Block Diagram	1
2	Applications 1		8.3 Feature Description	
3	Description		8.4 Device Functional Modes	
4	Revision History	9	Application and Implementation	14
5	Device Comparison Table		9.1 Application Information	14
•	5.1 Device Comparison Table		9.2 Typical Applications	14
6	Pin Configuration and Functions	10	Power Supply Recommendations	19
7	Specifications	11	Layout	19
•	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	19
	7.2 ESD Ratings		11.2 Layout Example	19
	7.3 Recommended Operating Conditions 4	12	Device and Documentation Support	20
	7.4 Thermal Information		12.1 Trademarks	20
	7.5 Electrical Characteristics		12.2 Electrostatic Discharge Caution	20
	7.6 Typical Characteristics		12.3 Glossary	20
8	Detailed Description 12	13	Mechanical, Packaging, and Orderable Information	20
	8.1 Overview 12			21

4 Revision History

Cł	nanges from Revision B (June 2014) to Revision C	Page
•	Deleted "C55" marking on pinout drawing in Pin Configuration and Functions section	3
•	Added Pin Functions table to Pin Configuration and Functions section	3
•	Deleted storage temperature range from ESD Ratings table and moved to Absolute Maximum Ratings table	4
•	Changed title of Handling Ratings table to ESD Ratings table	4
•	Added Recommended Operating Conditions table	4
•	Added Functional Block Diagram	12
•	Deleted "Independent enable pins are available for each channel, which provide maximum design flexibility" from Enable Function section	12
•	Deleted Input and ESD Protection subsection in Feature Description section	13
•	Added Device Functional Modes section	13
•	Added Typical Applications section to Application and Implementation section	14
•	Added Design Requirements subsection to Typical Applications section	14
•	Added Detailed Design Procedure subsection to Typical Application section	14
•	Added application curves to the Typical Application section	16
•	Added High-Impedance Sensor Interface, Driving ADCs, and Active Filter subsections to Typical Application section	า 16
•	Added Power Supply Recommendations section	19
•	Added layout example image to Layout section	19
Cł	nanges from Revision A (December 2013) to Revision B	Page

Submit Documentation Feedback

Copyright © 2013–2018, Texas Instruments Incorporated




5 Device Comparison Table

5.1 Device Comparison Table

OPA355-Q1 RELATED PRODUCTS	FEATURES
OPA356	200-MHz, Rail-to-Rail Output, CMOS, No Shutdown
OPAx350	38-MHz, Rail-to-Rail Input and Output, CMOS
OPAx631	75-MHz, Rail-to-Rail Output
OPAx634	150-MHz, Rail-to-Rail Output
THS412x	Differential Input and Output, 3.3-V Supply

6 Pin Configuration and Functions



Pin 1 of the SOT-23-6 is determined by orienting the package marking as indicated in the diagram.

Pin Functions

PIN		1/0	DESCRIPTION	
NAME	NO.	I/O	DESCRIPTION	
ENABLE	5	_	Amplifier power down. Low = disabled, high = normal operation (pin must be driven).	
IN+	3	1	Noninverting input pin	
IN-	4	1	Inverting input pin	
OUT	1	0	Output pin	
V+	6	_	Positive power supply	
V-	2	_	Negative power supply	

Copyright © 2013–2018, Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT		
Supply voltage	V+ to V-		7.5	V		
Cianal input torminals	Voltage	(V-) - 0.5	(V+) + 0.5	V		
Signal input terminals	Current		10	mA		
Output short circuit (2)			Continuous			
Operating temperature		-55	150	°C		
Junction temperature			160	°C		
Lead temperature (soldering, 10 seconds)			300	°C		
Storage temperature range,	T _{stg}	– 65	150	°C		

⁽¹⁾ Stresses above Absolute Maximum Ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

7.2 ESD Ratings

				MIN	MAX	UNIT
		Human body model (HBM), per AE0	C Q100-002 ⁽¹⁾		2000	
V _(ESD) Electrostatic discharge	Charged device model (CDM), per	Corner pins (1, 3, 4, and 6)		750	V	
	AEC Q10	AEC Q100-011	Other pins		500	

⁽¹⁾ AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
V _S Total supply voltage	2.7		5.5	V
T _A Ambient temperature	-40	25	125	°C

7.4 Thermal Information

		OPA355-Q1	
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	187.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	126.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	32.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	24.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	32.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: *OPA355-Q1*

⁽²⁾ Short-circuit to ground, one amplifier per package.



7.5 Electrical Characteristics

 $V_S = 2.7 \text{ V}$ to 5.5 V (single-supply). At $T_A = 25 ^{\circ}\text{C}$, $R_F = 604 \ \Omega$, $R_L = 150 \ \Omega$, and connected to $V_S / 2$, (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
OFFSE	T VOLTAGE						
			T _A = 25°C		±2	±9	
Vos	Input offset voltage	V _S = 5 V	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±15	mV
DV _{OS} /d	Input offset voltage vs	T _A = 25°C					
T	temperature	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±7		μV/°C
	Input offset voltage ve newer	$V_S = 2.7 \text{ to } 5.5 \text{ V},$	T _A = 25°C		±80	±350	
PSRR	Input offset voltage vs power supply	$V_S = 2.7 \text{ to 5.5 V},$ $V_{CM} = V_S / 2 - 0.15 \text{ V}$	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		200	2000	μV/V
INPLIT F	BIAS CURRENT	S 0	1A - 10 0 to 1120 0				
		T _A = 25°C			3	±50	
I_B	Input bias current	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$				±50	pА
		$T_A = 25^{\circ}C$			±1		
Ios	Input offset current	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$					pА
NOISE		1A = -40 C to +125 C	4 40 0 10 1125 0				
NOISE			T _A = 25°C		5.8		
e_{n}	Input noise voltage density	f = 1 MHz	$T_A = 23 \text{ C}$ $T_A = -40 \text{ °C to } +125 \text{ °C}$		5.0		nV <u>/</u> √H
					50		_
i _n	Current noise density	f = 1 MHz	$T_A = 25^{\circ}C$		50		fA/√Hz
INIDIJE V	VOLTAGE BANGE		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$				
INPUT	VOLTAGE RANGE	T 0500		(11)		0/) 45	
V_{CM}	Common-mode voltage	T _A = 25°C		(V-) - 0.1		(V+) - 1.5	V
	range	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$					
CMRR	Common-mode rejection ratio	$V_S = 5.5 \text{ V}$	T _A = 25°C	66	80		dB
		$-0.1 \text{ V} < \text{V}_{\text{CM}} < 4 \text{ V}$	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	66			
INPUT I	MPEDANCE	I			12		
	Differential	T _A = 25°C			10 ¹³ 1.5		Ω pF
		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			40		
	Common-mode	T _A = 25°C			10 ¹³ 1.5		Ω pF
		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$					
OPEN-L	OOP GAIN	T					
	Open-loop gain	V _S = 5 V	$T_A = 25^{\circ}C$	84	92		dB
		$0.3 \text{ V} < \text{V}_{\text{O}} < 4.7 \text{ V}$	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	80			<u></u>
FREQU	ENCY RESPONSE	T					Т
		$G = 1, V_O = 100 \text{ mVp-p}$	o, $R_F = 0 \Omega$, $T_A = 25^{\circ}C$		450		MHz
$f_{-3 ext{dB}}$	Small-signal bandwidth	$G = 2$, $V_O = 100 \text{ mVp-p}$	$P_{L} = 50 Ω, T_{A} = 25 °C$		100		MHz
J –3aB	omaii signai bandwidin	$G = 2$, $V_O = 100 \text{ mVp-p}$	$P_{L} = 150 Ω, T_{A} = 25 °C$		170		MHz
		G = 2, V_0 = 100 mVp-p, R_L = 1 k Ω , T_A = 25°C			200		MHz
GBW	Gain-bandwidth product	$G = 10$, $R_L = 1 k\Omega$, T_A	= 25°C		200		MHz
$f_{ m 0.1~dB}$	Bandwidth for 0.1-db gain flatness	G = 2, V _O = 100 mVp-p	o, R _F = 560 Ω, T _A = 25°C		75		MHz
SR	Slew rate	V _S = 5 V, G = 2, 4-V o	utput step, T _A = 25°C	3	00 / –360		V/µs
	D. 16 H.	$G = 2$, $V_O = 200 \text{ mVp-p}$ $T_A = 25^{\circ}\text{C}$	G = 2, V _O = 200 mVp-p, 10% to 90%		2.4		ns
	Rise and fall time	G = 2, V _O = 2 Vp-p, 10 T _A = 25°C	% to 90%		8		ns
	Cattling time	V _S = 5 V, G = 2, 2-V or T _A = 25°C	utput step, 0.1%		30		ns
	Settling time	V _S = 5 V, G = 2, 2-V output step, 0.01%			120		ns
		$T_A = 25^{\circ}C$					

Copyright © 2013–2018, Texas Instruments Incorporated



Electrical Characteristics (continued)

 V_S = 2.7 V to 5.5 V (single-supply). At T_A = 25°C, R_F = 604 Ω , R_L = 150 Ω , and connected to V_S / 2, (unless otherwise noted)


	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
	Harmonic distortion	$G = 2$, $f = 1$ MHz, $V_O = T_A = 25$ °C (second has			-81		dBc
	Harmonic distortion	$G = 2$, $f = 1$ MHz, $V_O = T_A = 25$ °C (third harmon			-93		dBc
	Differential gain error	NTSC, $R_L = 150 \Omega$, T_A	√ = 25°C		0.02%		
	Differential phase error	NTSC, $R_L = 150 \Omega$, T_A	_λ = 25°C		0.05		٥
OUTP	UT						
	Voltage output swing from	$V_S = 5 \text{ V}, R_L = 150 \Omega,$	A _{OL} > 84 dB		0.2	0.3	V
	rail	$V_S = 5 \text{ V}, R_L = 1 \text{ k}\Omega$			0.1		V
	Output current (continuous)				±60		mA
lo	0 1 1 (1)	$V_S = 5 \text{ V}, T_A = 25^{\circ}\text{C}$			±100		_
	Output current (peak) (1)	V _S = 3 V, T _A = 25°C			±80		mA
	Closed-loop output impedance	f < 100 kHz			0.02		Ω
POWE	R SUPPLY		•				
Vs	Specified voltage range	T _A = 25°C		2.7		5.5	V
	Operating voltage range	T _A = 25°C		2	2.5 to 5.5		V
	Quiescent current (per	V _S = 5 V, enabled;	T _A = 25°C		8.3	11	Λ
I_Q	amplifier)	$I_0 = 0$	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			14	mA
SHUT	DOWN						
	Logic-LOW threshold (2) (disabled)	T _A = 25°C				0.8	V
	Logic-HIGH threshold ⁽²⁾ (enabled)	T _A = 25°C		2			V
	Enable time	T _A = 25°C			100		ns
	Disable time	T _A = 25°C			30		ns
	Shutdown current (per amplifier)	V _S = 5 V, disabled, T _A	= 25°C		3.4		μΑ
THER	MAL SHUTDOWN	_				'	
	handler tons	Shutdown, T _A = 25°C			160		°C
	Junction temperature	Reset from shutdown,	T _A = 25°C		140		°C
	Specified range	T _A = 25°C		-40		125	°C
	Operating range	T _A = 25°C		– 55		150	°C
	Storage range	T _A = 25°C		-65		150	°C

 ⁽¹⁾ See the Output Voltage Swing vs Output Current (Figure 21 and Figure 23) in the Typical Characteristics section.
 (2) Logic LOW and HIGH levels are CMOS logic compatible. They are referenced to V-.



7.6 Typical Characteristics

 T_A = 25°C, V_S = 5 V, G = 2, R_F = 604 Ω , and R_L = 150 Ω connected to V_S / 2, (unless otherwise noted)







Figure 2. Inverting Small-Signal Frequency Response









Figure 4. Noninverting Large-Signal Step Response






Figure 5. Large-Signal Disable and Enable Response

Figure 6. 0.1-dB Gain Flatness for Various R_F Values?

TEXAS INSTRUMENTS

Typical Characteristics (continued)






Figure 7. Harmonic Distortion vs Output Voltage




Figure 8. Harmonic Distortion vs Noninverting Gain




Figure 9. Harmonic Distortion vs Inverting Gain




Figure 10. Harmonic Distortion vs Frequency




Figure 11. Harmonic Distortion vs Load Resistance





Figure 12. Input Voltage and Current Noise Spectral Density vs Frequency



Typical Characteristics (continued)

 $T_A = 25$ °C, $V_S = 5$ V, G = 2, $R_F = 604$ Ω , and $R_L = 150$ Ω connected to $V_S / 2$, (unless otherwise noted)







Figure 13. Frequency Response for Various R_{L} Values

Figure 14. Frequency Response for Various C_L Values?







Figure 15. Recommended R_S Values vs Capacitive Load

Figure 16. Frequency Response vs Capacitive Load







Figure 17. Common-Mode Rejection Ratio and Power-Supply Rejection Ratio vs Frequency

Figure 18. Open-Loop Gain and Phase

TEXAS INSTRUMENTS

Typical Characteristics (continued)

 T_A = 25°C, V_S = 5 V, G = 2, R_F = 604 Ω , and R_L = 150 Ω connected to V_S / 2, (unless otherwise noted)








Figure 19. Composite Video Differential Gain and Phase

Figure 20. Input Bias Current vs Temperature










Figure 21. Output Voltage Swing vs Output Current

Figure 22. Supply Current vs Temperature










Figure 24. Shutdown Current vs Temperature



Typical Characteristics (continued)


 T_A = 25°C, V_S = 5 V, G = 2, R_F = 604 Ω , and R_L = 150 Ω connected to V_S / 2, (unless otherwise noted)





Maximum output voltage without slew-rate induced distortion

Figure 25. Closed-Loop Output Impedance vs Frequency








Figure 27. Output Settling Time to 0.1%




Figure 28. Open-Loop Gain vs Temperature




Figure 30. Common-Mode Rejection Ratio and Power-Supply Rejection Ratio vs Temperature

Figure 29. Offset Voltage Production Distribution




8 Detailed Description

8.1 Overview

The OPA355-Q1 operational amplifier is a high-speed, $300\text{-V}/\mu\text{s}$, amplifier, making the device a great option for transimpedance applications. The device is unity-gain stable and can operate on a single-supply voltage (2.7 V to 5.5 V), or a split-supply voltage (± 1.35 V to ± 2.75 V), making the device highly versatile and simple to use. The OPA355-Q1 amplifier is specified from 2.7 V to 5.5 V and over the automotive temperature range of -40°C to $+125^{\circ}\text{C}$.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Operating Voltage

The OPA355-Q1 device is specified over a power-supply range of 2.7 V to 5.5 V (± 1.35 to ± 2.75 V). However, the supply voltage ranges from 2.5 to 5.5 V (± 1.25 to ± 2.75 V). Supply voltages higher than 7.5 V (absolute maximum) can permanently damage the amplifier.

Parameters that vary significantly over supply voltage or temperature are shown in the Typical Characteristics section of this data sheet.

8.3.2 Enable Function

The OPA355-Q1 device is enabled by applying a TTL high-voltage level to the enable pin. Conversely, a TTL low -voltage level disables the amplifier, which reduces the supply current from 8.3 mA to 3.4 μ A per amplifier. This pin voltage is referenced to a single-supply ground. When using a split-supply, such as ± 2.5 V, the enable and disable voltage levels are referenced to V–. For portable battery-operated applications, this feature is used to greatly reduce the average current and as a result, extend battery life.

The enable input is modeled as a CMOS input gate with a 100-k Ω pullup resistor to V+. The enable pin assumes a logic high and the amplifier turns on if the enable pin is left open.

The enable time is 100 ns and the disable time is 30 ns, which allows the OPA355-Q1 device to operate as a *gated* amplifier, or to have the output multiplexed onto a common output bus. When disabled, the output assumes a high-impedance state.

2 Submit Documentation Feedback

Copyright © 2013–2018, Texas Instruments Incorporated



Feature Description (continued)

8.3.3 Output Drive

The output stage supplies a high short-circuit current (typically over 200 mA). Therefore, an on-chip thermal shutdown circuit is provided to protect the OPA355-Q1 device from dangerously-high junction temperatures. At 160°C, the protection circuit shuts down the amplifier. Normal operation resumes when the junction temperature cools to below 140°C.

NOTE

Running a continuous DC current in excess of ±60 mA is not recommended. See the *Output Voltage Swing vs Output Current* graphs (Figure 21 and Figure 22) in the Typical Characteristics section.

8.4 Device Functional Modes

The OPA355-Q1 device is powered on when the supply is connected. The device can operate as a single supply operational amplifier or dual supply amplifier depending on the application. The device can also be used with asymmetrical supplies as long as the differential voltage (V- to V+) is at least 1.8 V and no greater than 5.5 V (example: V- set to -3.5 V and V+ set to 1.5 V).



9 Application and Implementation

9.1 Application Information

The OPA355-Q1 device is a CMOS, high-speed, voltage-feedback, operational amplifier (op-amp) designed for general-purpose applications.

The amplifier features a 200-MHz gain bandwidth and 300-V/ μ s slew rate, but the device is unity-gain stable and operates as a 1-V/V voltage follower.


The input common-mode voltage range of the device includes ground, which allows the OPA355-Q1 to be used in virtually any single-supply application up to a supply voltage of 5.5 V.

9.2 Typical Applications

9.2.1 Transimpedance Amplifier

Wide gain bandwidth, low input bias current, low input voltage, and current noise make the OPA355-Q1 device a preferred wideband photodiode transimpedance amplifier. Low-voltage noise is important because photodiode capacitance causes the effective noise gain of the circuit to increase at high frequency.

The key elements to a transimpedance design, as shown in Figure 31, are the expected diode capacitance $(C_{(D)})$, which must include the parasitic input common-mode and differential-mode input capacitance (4 pF + 5 pF), the desired transimpedance gain $(R_{(FB)})$, and the gain-bandwidth (GBW) for the OPA355-Q1 device (20 MHz). With these three variables set, the feedback capacitor value $(C_{(FB)})$ is set to control the frequency response. $C_{(FB)}$ includes the stray capacitance of $R_{(FB)}$, which is 0.2 pF for a typical surface-mount resistor.



(1) C_(FB) is optional to prevent gain peaking. C_(FB) includes the stray capacitance of R_(FB).

Figure 31. Dual-Supply Transimpedance Amplifier

9.2.1.1 Design Requirements

PARAMETER	VALUE
Supply voltage V _(V+)	2.5 V
Supply voltage V _(V-)	–2.5 V

9.2.1.2 Detailed Design Procedure

To achieve a maximally-flat, second-order Butterworth frequency response, the feedback pole must be set to:

$$\frac{1}{2 \times \pi \times R_{(FB)} \times C_{(FB)}} = \sqrt{\frac{GBW}{4 \times \pi \times R_{(FB)} \times C_{(D)}}}$$
 (1)

Use Equation 2 to calculate the bandwidth.

$$f_{\text{(-3 dB)}} = \sqrt{\frac{\text{GBW}}{2 \times \pi \times R_{\text{(FB)}} \times C_{\text{(D)}}}}$$
(2)



For other transimpedance bandwidths, consider the high-speed CMOS OPA380 (90-MHz GBW), OPA354 (100-MHz GBW), OPA300 (180-MHz GBW), OPA355 (200-MHz GBW), or OPA656 and OPA657 (400-MHz GBW).

For single-supply applications, the +INx input can be biased with a positive DC voltage to allow the output to reach true zero when the photodiode is not exposed to any light, and respond without the added delay that results from coming out of the negative rail; this configuration is shown in Figure 32. This bias voltage appears across the photodiode, providing a reverse bias for faster operation.




Figure 32. Single-Supply Transimpedance Amplifier

For additional information, see the Compensate Transimpedance Amplifiers Intuitively application bulletin.

9.2.1.2.1 Optimizing The Transimpedance Circuit


To achieve the best performance, select components according to the following guidelines:

- 1. For lowest noise, select $R_{(FB)}$ to create the total required gain. Using a lower value for $R_{(FB)}$ and adding gain after the transimpedance amplifier generally produces poorer noise performance. The noise produced by $R_{(FB)}$ increases with the square-root of $R_{(FB)}$, whereas the signal increases linearly. Therefore, signal-to-noise ratio improves when all the required gain is placed in the transimpedance stage.
- 2. Minimize photodiode capacitance and stray capacitance at the summing junction (inverting input). This capacitance causes the voltage noise of the op amp to amplify (increasing amplification at high frequency). Using a low-noise voltage source to reverse-bias a photodiode can significantly reduce the capacitance. Smaller photodiodes have lower capacitance. Use optics to concentrate light on a small photodiode.
- 3. Noise increases with increased bandwidth. Limit the circuit bandwidth to only that required. Use a capacitor across the $R_{(FB)}$ to limit bandwidth, even if not required for stability.
- 4. Circuit board leakage can degrade the performance of an otherwise well-designed amplifier. Clean the circuit board carefully. A circuit board guard trace that encircles the summing junction and is driven at the same voltage can help control leakage.

For additional information, see the *Noise Analysis of FET Transimpedance Amplifiers* and *Noise Analysis for High-Speed Op Amps* application bulletins).

Product Folder Links: OPA355-Q1

9.2.1.3 Application Curve



-3 dB bandwidth is 4.56 MHz

Figure 33. AC Transfer Function

9.2.2 High-Impedance Sensor Interface

Many sensors have high source impedances that may range up to 10 M Ω , or even higher. The output signal of sensors often must be amplified or otherwise conditioned by means of an amplifier. The input bias current of this amplifier can load the sensor output and cause a voltage drop across the source resistance, as shown in Figure 34, where $(V_{(+|Nx)} = V_S - I_{(B|AS)} \times R_{(S)})$. The last term, $I_{(B|AS)} \times R_{(S)}$, shows the voltage drop across $R_{(S)}$. To prevent errors introduced to the system as a result of this voltage, an op amp with very low input bias current must be used with high impedance sensors. This low current keeps the error contribution by $I_{(B|AS)} \times R_{(S)}$ less than the input voltage noise of the amplifier, so that it does not become the dominant noise factor. The OPA355-Q1 op amp features very low input bias current (typically 200 fA), and is therefore a preferred choice for such applications.





Figure 34. Noise as a Result of I(BIAS)



9.2.3 Driving ADCs

The OPA355-Q1 op amps are designed for driving sampling analog-to-digital converters (ADCs) with sampling speeds up to 1 MSPS. The zero-crossover distortion input stage topology allows the OPA355-Q1 device to drive ADCs without degradation of differential linearity and THD.

The OPA355-Q1 device can be used to buffer the ADC switched input capacitance and resulting charge injection while providing signal gain. Figure 35 shows the OPA355-Q1 device configured to drive the ADS8326.



- (1) Suggested value; may require adjustment based on specific application.
- (2) Single-supply applications lose a small number of ADC codes near ground as a result of op amp output swing limitation. If a negative power supply is available, this simple circuit creates a -0.3-V supply to allow output swing to true ground potential.

Figure 35. Driving the ADS8326

9.2.4 Active Filter

The OPA355-Q1 device is designed for active filter applications that require a wide bandwidth, fast slew rate, low-noise, single-supply operational amplifier. Figure 36 shows a 500 kHz, second-order, low-pass filter using the multiple-feedback (MFB) topology. The components are selected to provide a maximally-flat Butterworth response. Beyond the cutoff frequency, roll-off is -40 dB/dec. The Butterworth response is preferred for applications requiring predictable gain characteristics, such as the anti-aliasing filter used in front of an ADC.

One point to observe when considering the MFB filter is that the output is inverted, relative to the input. If this inversion is not required, or not desired, a noninverting output can be achieved through one of the following options:

- 1. Adding an inverting amplifier
- 2. Adding an additional second-order MFB stage
- 3. Using a noninverting filter topology, such as the Sallen-Key (see Figure 37).

MFB and Sallen-Key, low-pass and high-pass filter synthesis is quickly accomplished using TI's FilterPro™ program. This software is available as a free download at www.ti.com.






Figure 36. Second-Order Butterworth 500-kHz Low-Pass Filter




Figure 37. OPA355-Q1 Configured as a Three-Pole, 20-kHz, Sallen-Key Filter



10 Power Supply Recommendations

The OPA355-Q1 device is specified for operation from 2.7 to 5.5 V (±1.35 to ±2.75 V); many specifications apply from –40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are shown in the *Typical Characteristics* section.

Place 0.1-μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout Guidelines* section.

Power dissipation depends on power-supply voltage, signal and load conditions. With DC signals, power dissipation is equal to the product of output current times the voltage across the conducting output transistor, VS – VO. Minimize power dissipation by using the lowest possible power-supply voltage required to ensure the required output voltage swing.

For resistive loads, the maximum power dissipation occurs at a DC output voltage of one-half the power-supply voltage. Dissipation with AC signals is lower. Application bulletin AB-039, *Power Amplifier Stress and Power Handling Limitations* explains how to calculate or measure power dissipation with unusual signals and loads, and is available on www.ti.com.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, limit junction temperature to 150°C maximum. To estimate the margin of safety in a complete design, increase the ambient temperature to trigger the thermal protection at 160°C. The thermal protection must trigger more than 35°C above the maximum expected ambient condition of the application.

11 Layout

11.1 Layout Guidelines

Good high-frequency printed-circuit board (PCB) layout techniques must be used for the OPA355-Q1. Generous use of ground planes, short direct-signal traces, and a preferred bypass capacitor located at the V+ pin ensures clean and stable operation. Large areas of copper help dissipate heat generated within the amplifier in normal operation.

Sockets are not recommended for use with any high-speed amplifier.

A 10-nF ceramic bypass capacitor is the minimum recommended value; adding a $1-\mu F$ or larger tantalum capacitor in parallel is beneficial when driving a low-resistance load. Providing adequate bypass capacitance is essential to achieving very low harmonic and intermodulation distortion.

11.2 Layout Example




Figure 38. Layout Example



12 Device and Documentation Support

12.1 Trademarks

FilterPro is a trademark of Texas Instruments Incorporated. All other trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 7-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
OPA355QDBVRQ1	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SLN
OPA355QDBVRQ1.B	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SLN

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF OPA355-Q1:

Catalog: OPA355

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Apr-2020

TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
E	30	Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
	N	Overall width of the carrier tape
F	21	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	_	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA355QDBVRQ1	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Apr-2020



*All dimensions are nominal

Device Package T		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
OPA355QDBVRQ1	SOT-23	DBV	6	3000	445.0	220.0	345.0	



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated