

# Programmable Gamma-Voltage Generator and High Slew Rate $V_{COM}$ with Integrated Two-Bank Memory

Check for Samples: [BUF08832](#)

## FEATURES

- 10-BIT RESOLUTION
- 8-CHANNEL P-GAMMA
- 1-CHANNEL P- $V_{COM}$
- HIGH SLEW RATE  $V_{COM}$ : 45V/ $\mu$ s
- 16x REWRITABLE NONVOLATILE MEMORY
- TWO INDEPENDENT PIN-SELECTABLE MEMORY BANKS
- RAIL-TO-RAIL OUTPUT
  - 300mV Min Swing-to-Rail (10mA)
  - > 300mA Max  $I_{OUT}$
- LOW SUPPLY CURRENT
- SUPPLY VOLTAGE: 9V to 20V
- DIGITAL SUPPLY: 2V to 5.5V
- TWO-WIRE INTERFACE: Supports 400kHz and 3.4MHz

## APPLICATIONS

- TFT-LCD REFERENCE DRIVERS

## DESCRIPTION


The BUF08832 offers eight programmable gamma channels and one programmable  $V_{COM}$  channel.

The final gamma and  $V_{COM}$  values can be stored in the on-chip, nonvolatile memory. To allow for programming errors or liquid crystal display (LCD) panel rework, the BUF08832 supports up to 16 write operations to the on-chip memory.

The BUF08832 has two separate memory banks, allowing simultaneous storage of two different gamma curves to facilitate switching between gamma curves.

All gamma and  $V_{COM}$  channels offer a rail-to-rail output that typically swings to within 150mV of either supply rail with a 10mA load. All channels are programmed using a Two-Wire interface that supports standard operations up to 400kHz and high-speed data transfers up to 3.4MHz.

The BUF08832 is manufactured using Texas Instruments' proprietary, state-of-the-art, high-voltage CMOS process. This process offers very dense logic and high supply voltage operation of up to 20V. The BUF08832 is offered in a HTSSOP-20 PowerPAD™ package, and is specified from –40°C to +85°C.



## RELATED PRODUCTS

| FEATURES                                              | PRODUCT                  |
|-------------------------------------------------------|--------------------------|
| 22-Channel Gamma Correction Buffer                    | <a href="#">BUF22821</a> |
| 16-Channel Gamma Correction Buffer                    | <a href="#">BUF16821</a> |
| 12-Channel Gamma Correction Buffer                    | <a href="#">BUF12800</a> |
| 18-/20-Channel Programmable Buffer, 10-Bit, $V_{COM}$ | <a href="#">BUF20800</a> |
| 18-/20-Channel Programmable Buffer with Memory        | <a href="#">BUF20820</a> |
| Programmable $V_{COM}$ Driver                         | <a href="#">BUF01900</a> |
| 18V Supply, Traditional Gamma Buffers                 | <a href="#">BUF11704</a> |
| 22V Supply, Traditional Gamma Buffers                 | <a href="#">BUF11705</a> |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments Incorporated.

All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2009–2011, Texas Instruments Incorporated



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### PACKAGE/ORDERING INFORMATION<sup>(1)</sup>

| PRODUCT  | PACKAGE   | PACKAGE DESIGNATOR | PACKAGE MARKING |
|----------|-----------|--------------------|-----------------|
| BUF08832 | HTSSOP-20 | PWP                | BUF08832        |

- (1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating free-air temperature range (unless otherwise noted).

| PARAMETER                                                                 |                      | BUF08832                 | UNIT |
|---------------------------------------------------------------------------|----------------------|--------------------------|------|
| Supply Voltage                                                            | $V_S$                | +22                      | V    |
| Supply Voltage                                                            | $V_{SD}$             | +6                       | V    |
| Digital Input Pins, SCL, SDA, AO, BKSEL: Voltage                          |                      | –0.5 to +6               | V    |
| Digital Input Pins, SCL, SDA, AO, BKSEL: Current                          |                      | ±10                      | mA   |
| Output Pins, OUT1 through OUT16, $V_{COM1}$ and $V_{COM2}$ <sup>(2)</sup> |                      | (V–) – 0.5 to (V+) + 0.5 | V    |
| Output Short-Circuit <sup>(3)</sup>                                       |                      | Continuous               |      |
| Ambient Operating Temperature                                             |                      | –40 to +95               | °C   |
| Ambient Storage Temperature                                               |                      | –65 to +150              | °C   |
| Junction Temperature                                                      | $T_J$                | +125                     | °C   |
| ESD Rating                                                                | Human Body Model     | HBM                      | 4000 |
|                                                                           | Charged Device Model | CDM                      | 1000 |
|                                                                           | Machine Model        | MM                       | 200  |

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.
- (2) See the [Output Protection](#) section.
- (3) Short-circuit to ground, one amplifier per package.

## ELECTRICAL CHARACTERISTICS

**Boldface** limits apply over the specified temperature range,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

At  $T_A = +25^{\circ}\text{C}$ ,  $V_S = +18\text{V}$ ,  $V_{SD} = +2\text{V}$ , and  $C_L = 200\text{pF}$ , unless otherwise noted.

| PARAMETER                                             | CONDITIONS                                                           | BUF08832              |       |                       | UNIT   |
|-------------------------------------------------------|----------------------------------------------------------------------|-----------------------|-------|-----------------------|--------|
|                                                       |                                                                      | MIN                   | TYP   | MAX                   |        |
| ANALOG GAMMA BUFFER CHANNELS                          |                                                                      |                       |       |                       |        |
| Reset Value                                           | Code 512                                                             |                       | 9     |                       | V      |
| OUT 1, 8 Output Swing: High                           | Code = 1023, Sourcing 10mA                                           | 17.7                  | 17.85 |                       | V      |
| OUT 1, 8 Output Swing: Low                            | Code = 0, Sinking 10mA                                               |                       | 0.07  | 0.3                   | V      |
| OUT 2-7 Output Swing: High                            | Code = 1023, Sourcing 10mA                                           | 17.5                  | 17.85 |                       | V      |
| OUT 2-7 Output Swing: Low                             | Code = 0, Sinking 10mA                                               |                       | 0.07  | 0.5                   | V      |
| V <sub>COM</sub> Output Swing: High <sup>(1)</sup>    | Sourcing/Sinking 400mA, G = 2                                        | 14                    | 15.3  |                       | V      |
| V <sub>COM</sub> Output Swing: Low <sup>(1)</sup>     | Sourcing/Sinking 400mA, G = 2                                        |                       | 3.8   | 5                     | V      |
| V <sub>COM</sub> Slew Rate <sup>(2)</sup>             | R <sub>LOAD</sub> = 60Ω, C <sub>LOAD</sub> = 100pF                   |                       | 45    |                       | V/μs   |
| Continuous Output Current                             | Note <sup>(3)</sup>                                                  |                       | 30    |                       | mA     |
| Output Accuracy <sup>(4)</sup>                        | V <sub>COM</sub> , codes 0 - 960; OUT 1 - 8, codes 0 - 1023          |                       | ±20   | ±50                   | mV     |
| vs Temperature                                        | Code 512                                                             |                       | ±25   |                       | μV/°C  |
| Integral Nonlinearity <sup>(4)</sup> INL              |                                                                      |                       | 0.3   |                       | LSB    |
| Differential Nonlinearity <sup>(4)</sup> DNL          |                                                                      |                       | 0.3   |                       | LSB    |
| Load Regulation, 10mA REG                             | Code 512 or V <sub>CC</sub> /2, I <sub>OUT</sub> = +5mA to –5mA Step |                       | 0.5   | 1.5                   | mV/mA  |
| OTP MEMORY                                            |                                                                      |                       |       |                       |        |
| Number of OTP Write Cycles                            |                                                                      |                       |       | 16                    | Cycles |
| Memory Retention                                      |                                                                      |                       | 100   |                       | Years  |
| ANALOG POWER SUPPLY                                   |                                                                      |                       |       |                       |        |
| Operating Range                                       |                                                                      | 9                     |       | 20                    | V      |
| Total Analog Supply Current I <sub>S</sub>            | Outputs at Reset Values, No Load                                     |                       | 8.5   | 11                    | mA     |
| Over Temperature                                      |                                                                      |                       |       | 11                    | mA     |
| DIGITAL                                               |                                                                      |                       |       |                       |        |
| Logic 1 Input Voltage V <sub>IH</sub>                 |                                                                      | 0.7 × V <sub>SD</sub> |       |                       | V      |
| Logic 0 Input Voltage V <sub>IL</sub>                 |                                                                      |                       |       | 0.3 × V <sub>SD</sub> | V      |
| Logic 0 Output Voltage V <sub>OL</sub>                | I <sub>SINK</sub> = 3mA                                              |                       | 0.15  | 0.4                   | V      |
| Input Leakage                                         |                                                                      |                       | ±0.01 | ±10                   | μA     |
| Clock Frequency f <sub>CLK</sub>                      | Standard/Fast Mode                                                   |                       |       | 400                   | kHz    |
|                                                       | High-Speed Mode                                                      |                       |       | 3.4                   | MHz    |
| DIGITAL POWER SUPPLY                                  |                                                                      |                       |       |                       |        |
| Operating Range V <sub>SD</sub>                       |                                                                      | 2.0                   |       | 5.5                   | V      |
| Digital Supply Current <sup>(3)</sup> I <sub>SD</sub> | Outputs at Reset Values, No Load, Two-Wire Bus Inactive              |                       | 115   | 180                   | μA     |
| Over Temperature                                      |                                                                      |                       | 115   |                       | μA     |
| TEMPERATURE RANGE                                     |                                                                      |                       |       |                       |        |
| Specified Range                                       |                                                                      | –40                   |       | +85                   | °C     |
| Operating Range                                       | Junction Temperature < +125°C                                        | –40                   |       | +95                   | °C     |
| Storage Range                                         |                                                                      | –65                   |       | +150                  | °C     |
| Thermal Resistance <sup>(3)</sup> θ <sub>JA</sub>     |                                                                      |                       |       |                       | °C/W   |
| HTSSOP-20                                             | See Note <sup>(5)</sup>                                              |                       | 40    |                       | °C/W   |

(1) The BUF08832  $V_{COM}$  DAC limits can be programmed. These default limits apply if the device is not programmed. See the Programmable  $V_{COM}$  Limit Section.


(2) See Figure 12, Large-Signal Step Response,  $V_{COM}$ .

(3) Observe maximum power dissipation.

(4) The  $V_{COM}$  output voltage is limited to codes 0 through 960; see Figure 3. This limitation is for  $V_{COM}$  only and does not affect DAC OUT, 1 through 8.

(5) Thermal pad attached to printed circuit board (PCB), 0lfm airflow, and 76mm  $\times$  76mm copper area.

## PIN CONFIGURATION



NOTE: (1) GND<sub>A</sub> and GND<sub>D</sub> must be connected together.

## PIN DESCRIPTIONS

| PIN # | NAME                | DESCRIPTION                                                                                              |
|-------|---------------------|----------------------------------------------------------------------------------------------------------|
| 1     | V <sub>COM</sub>    | V <sub>COM</sub>                                                                                         |
| 2     | GND <sub>A</sub>    | Analog ground; must be connected to digital ground (GND <sub>D</sub> ).                                  |
| 3     | OUT1                | DAC output 1                                                                                             |
| 4     | OUT2                | DAC output 2                                                                                             |
| 5     | OUT3                | DAC output 3                                                                                             |
| 6     | OUT4                | DAC output 4                                                                                             |
| 7     | V <sub>S</sub>      | V <sub>S</sub> connected to analog supply                                                                |
| 8     | V <sub>SD</sub>     | Digital supply; connect to logic supply                                                                  |
| 9     | SCL                 | Serial clock input; open-drain, connect to pull-up resistor.                                             |
| 10    | SDA                 | Serial data I/O; open-drain, connect to pull-up resistor.                                                |
| 11    | A0                  | A0 address pin for Two-Wire address; connect to either logic 1 or logic 0. See <a href="#">Table 1</a> . |
| 12    | BKSEL               | Selects memory bank 0 or 1; connect to either logic 1 to select bank 1 or logic 0 to select bank 0.      |
| 13    | GND <sub>D</sub>    | Digital ground; must be connected to analog ground at the BUF08832.                                      |
| 14    | GND <sub>A</sub>    | Analog ground; must be connected to digital ground (GND <sub>D</sub> ).                                  |
| 15    | OUT5                | DAC output 5                                                                                             |
| 16    | OUT6                | DAC output 6                                                                                             |
| 17    | OUT7                | DAC output 7                                                                                             |
| 18    | OUT8                | DAC output 8                                                                                             |
| 19    | V <sub>S</sub>      | V <sub>S</sub> connected to analog supply                                                                |
| 20    | V <sub>COM-FB</sub> | V <sub>COM</sub> feedback                                                                                |

## TYPICAL CHARACTERISTICS

At  $T_A = +25^\circ\text{C}$ ,  $V_S = +18\text{V}$ ,  $V_{SD} = +2\text{V}$ ,  $R_L = 1.5\text{k}\Omega$  connected to ground, and  $C_L = 200\text{pF}$ , unless otherwise noted.

**OUTPUT VOLTAGE vs OUTPUT CURRENT  
( $V_{COM}$ )**




Figure 1.

**OUTPUT VOLTAGE vs OUTPUT CURRENT  
(Channels 1–8)**




Figure 2.

**$V_{COM}$  OUTPUT VOLTAGE vs CODE**




Figure 3.

**ANALOG SUPPLY CURRENT HISTOGRAM**




Figure 4.

**ANALOG SUPPLY CURRENT vs TEMPERATURE**




Figure 5.

**OUTPUT VOLTAGE vs TEMPERATURE**




Figure 6.

## TYPICAL CHARACTERISTICS (continued)

At  $T_A = +25^\circ\text{C}$ ,  $V_S = +18\text{V}$ ,  $V_{SD} = +2\text{V}$ ,  $R_L = 1.5\text{k}\Omega$  connected to ground, and  $C_L = 200\text{pF}$ , unless otherwise noted.




Figure 7.




Figure 8.




Figure 9.




Figure 10.




Figure 11.




Figure 12.

## APPLICATION INFORMATION

### GENERAL

The BUF08832 programmable voltage reference allows fast and easy adjustment of eight programmable gamma reference outputs and a  $V_{COM}$  output, each with 10-bit resolution. The BUF08832 is programmed through a high-speed, Two-Wire interface. The final gamma and  $V_{COM}$  values can be stored in the onboard, nonvolatile memory. To allow for programming errors or liquid crystal display (LCD) panel rework, the BUF08832 supports up to 16 write operations to the onboard memory. The BUF08832 has two separate memory banks, allowing simultaneous storage of two different gamma curves to facilitate dynamic switching between gamma curves.

The BUF08832 can be powered using an analog supply voltage from 9V to 20V, and a digital supply from 2V to 5.5V. The digital supply must be applied before the analog supply to avoid excessive current and power consumption, or possibly even damage to the device if left connected only to the analog supply for extended periods of time. See [Figure 13](#) and [Figure 14](#) for typical configurations of the BUF08832.

### TWO-WIRE BUS OVERVIEW

The BUF08832 communicates over an industry-standard, two-wire interface to receive data in slave mode. This model uses a two-wire, open-drain interface that supports multiple devices on a single bus. Bus lines are driven to a logic low level only. The device that initiates the communication is called a *master*, and the devices controlled by the master are *slaves*. The master generates the serial clock on the clock signal line (SCL), controls the bus access, and generates the START and STOP conditions.

To address a specific device, the master initiates a START condition by pulling the data signal line (SDA) from a HIGH to a LOW logic level while SCL is HIGH.

All slaves on the bus shift in the slave address byte on the rising edge of SCL, with the last bit indicating whether a read or write operation is intended. During the ninth clock pulse, the slave being addressed responds to the master by generating an Acknowledge and pulling SDA LOW.

Data transfer is then initiated and eight bits of data are sent, followed by an Acknowledge bit. During data transfer, SDA must remain stable while SCL is HIGH. Any change in SDA while SCL is HIGH is interpreted as a START or STOP condition.

Once all data have been transferred, the master generates a STOP condition, indicated by pulling SDA from LOW to HIGH while SCL is HIGH. The BUF08832 can act only as a slave device; therefore, it never drives SCL. SCL is an input only for the BUF08832.

### ADDRESSING THE BUF08832

The address of the BUF08832 is 111010x, where x is the state of the A0 pin. When the A0 pin is LOW, the device acknowledges on address 74h (1110100). If the A0 pin is HIGH, the device acknowledges on address 75h (1110101). [Table 1](#) shows the A0 pin settings and BUF08832 address options.


Other valid addresses are possible through a simple mask change. Contact your TI representative for information.

**Table 1. Quick Reference of BUF08832 Addresses**

| DEVICE/COMPONENT                                       | ADDRESS |
|--------------------------------------------------------|---------|
| BUF08832 ADDRESS                                       |         |
| A0 pin is LOW<br>(device acknowledges on address 74h)  | 1110100 |
| A0 pin is HIGH<br>(device acknowledges on address 75h) | 1110101 |


**Table 2. Quick Reference of Command Codes**

| COMMAND            | CODE                                                                                                                           |
|--------------------|--------------------------------------------------------------------------------------------------------------------------------|
| General-Call Reset | Address byte of 00h followed by a data byte of 06h.                                                                            |
| High-Speed Mode    | 00001xxx, with $SCL \leq 400kHz$ ; where xxx are bits unique to the Hs-capable master. This byte is called the Hs master code. |



- (1) Values must be selected for the panel used.
- (2) Values must be selected for good phase margin when driving large capacitive loads.
- (3)  $GND_A$  and  $GND_D$  must be connected together.
- (4) Pins 7 and 19 are  $V_S$ . The one set of capacitors shown on pin 19 are common to both pins.
- (5) RC combination for the OUT pins is not recommended; see the [Output Protection](#) section.

**Figure 13. Typical Application Configuration ( $V_{COM}$  with Feedback)**



- (1)  $GND_A$  and  $GND_D$  must be connected together.
- (2) Pins 7 and 19 are  $V_S$ . The one set of capacitors shown on pin 19 are common to both pins.
- (3) RC combination for the OUT pins is not recommended; see the [Output Protection](#) section.

**Figure 14. Typical Application Configuration ( $V_{COM}$  without Feedback)**

## DATA RATES

The two-wire bus operates in one of three speed modes:

- Standard: allows a clock frequency of up to 100kHz;
- Fast: allows a clock frequency of up to 400kHz; and
- High-speed mode (also called Hs mode): allows a clock frequency of up to 3.4MHz.

The BUF08832 is fully compatible with all three modes. No special action is required to use the device in Standard or Fast modes, but High-speed mode must be activated. To activate High-speed mode, send a special address byte of 00001 xxx, with  $SCL \leq 400\text{kHz}$ , following the START condition; where xxx are bits unique to the Hs-capable master, which can be any value. This byte is called the Hs master code. [Table 2](#) provides a reference for the High-speed mode command code. (Note that this configuration is different from normal address bytes—the low bit does not indicate read/write status.) The BUF08832 responds to the High-speed command regardless of the value of these last three bits. The BUF08832 does not acknowledge this byte; the communication protocol prohibits acknowledgment of the Hs master code. Upon receiving a master code, the BUF08832 switches on its Hs mode filters, and communicates at up to 3.4MHz. Additional high-speed transfers may be initiated without resending the Hs mode byte by generating a repeat START without a STOP. The BUF08832 switches out of Hs mode with the next STOP condition.

## GENERAL-CALL RESET AND POWER-UP

The BUF08832 responds to a General-Call Reset, which is an address byte of 00h (0000 0000) followed by a data byte of 06h (0000 0110). The BUF08832 acknowledges both bytes. [Table 2](#) provides a reference for the General-Call Reset command code. Upon receiving a General-Call Reset, the BUF08832 performs a full internal reset, as though it had been powered off and then on. It always acknowledges the General-Call address byte of 00h (0000 0000), but does not acknowledge any General-Call data bytes other than 06h (0000 0110).

When the BUF08832 powers up, it automatically performs a reset. As part of the reset, the BUF08832 is configured for all outputs to change to the last programmed nonvolatile memory values, or 1000000000 if the nonvolatile memory values have not been programmed.

## OUTPUT VOLTAGE

Buffer output values are determined by the analog supply voltage ( $V_S$ ) and the decimal value of the binary input code used to program that buffer. The value is calculated using [Equation 1](#):

$$V_{OUT} = V_S \times \left( \frac{CODE_{10}}{1024} \right) \quad (1)$$

The BUF08832 outputs are capable of a full-scale voltage output change in typically 5 $\mu$ s; no intermediate steps are required.

## UPDATING THE DAC OUTPUT VOLTAGES

Because the BUF08832 features a double-buffered register structure, updating the digital-to-analog converter (DAC) and/or the  $V_{COM}$  register is not the same as updating the DAC and/or  $V_{COM}$  output voltage. There are two methods for updating the DAC/ $V_{COM}$  output voltages.

**Method 1:** Method 1 is used when it is desirable to have the DAC/ $V_{COM}$  output voltage change immediately after writing to a DAC register. For each write transaction, the master sets data bit 15 to a '1'. The DAC/ $V_{COM}$  output voltage update occurs after receiving the 16th data bit for the currently-written register.

**Method 2:** Method 2 is used when it is desirable to have all DAC/ $V_{COM}$  output voltages change at the same time. First, the master writes to the desired DAC/ $V_{COM}$  channels with data bit 15 a '0'. Then, when writing the last desired DAC/ $V_{COM}$  channel, the master sets data bit 15 to a '1'. All DAC/ $V_{COM}$  channels are updated at the same time after receiving the 16th data bit.

## NONVOLATILE MEMORY

### BKSEL Pin

The BUF08832 has 16x rewrite capability of the nonvolatile memory. Additionally, the BUF08832 has the ability to store two distinct gamma curves in two different nonvolatile memory banks, each of which has 16x rewrite capability. One of the two available banks is selected using the external input pin, BKSEL. When this pin is low, BANK0 is selected; when this pin is high, BANK1 is selected.

When the BKSEL pin changes state, the BUF08832 acquires the last programmed DAC/V<sub>COM</sub> values from the nonvolatile memory associated with this newly chosen bank. At power-up, the state of the BKSEL pin determines which memory bank is selected.

The I<sup>2</sup>C master also has the ability to update (acquire) the DAC registers with the last programmed nonvolatile memory values using software control. The bank to be acquired depends on the state of BKSEL.

### General Acquire Command

A general acquire command is used to update all registers and DAC/V<sub>COM</sub> outputs to the last programmed values stored in nonvolatile memory. A single-channel acquire command updates only the register and DAC/V<sub>COM</sub> output of the DAC/V<sub>COM</sub> corresponding to the DAC/V<sub>COM</sub> address used in the single-channel acquire command.

These are the steps of the sequence to initiate a general channel acquire:

1. Be sure BKSEL is in its desired state and has been stable for at least 1ms.
2. Send a START condition on the bus.
3. Send the appropriate device address (based on A0) and the read/write bit = LOW. The BUF08832 acknowledges this byte.
4. Send a DAC/V<sub>COM</sub> pointer address byte. Set bit D7 = 1 and D6 = 0. Bits D5-D0 are any valid DAC/V<sub>COM</sub> address. Although the BUF08832 acknowledges 000000 through 010111, it stores and returns data only from these addresses:
  - 000000 through 000111
  - 010010
 It returns 0000 for reads from 001000 through 010001, and 010011 through 010111. See [Table 4](#) for valid DAC/V<sub>COM</sub> addresses.
5. Send a STOP condition on the bus.

Approximately 750μs (±80μs) after issuing this command, all DAC/V<sub>COM</sub> registers and DAC/V<sub>COM</sub> output voltages change to the respective, appropriate nonvolatile memory values.

### Single-Channel Acquire Command

These are the steps to initiate a single-channel acquire:

1. Be sure BKSEL is in its desired state and has been stable for at least 1ms.
2. Send a START condition on the bus.
3. Send the device address (based on A0) and read/write bit = LOW. The BUF08832 acknowledges this byte.
4. Send a DAC/V<sub>COM</sub> pointer address byte using the DAC/V<sub>COM</sub> address corresponding to the output and register to update with the OTP memory value. Set bit D7 = 0 and D6 = 1. Bits D5-D0 are the DAC/V<sub>COM</sub> address. Although the BUF08832 acknowledges 000000 through 010111, it stores and returns data only from these addresses:
  - 000000 through 000111
  - 010010
 It returns 0000 reads from 001000 through 010001, and 010011 through 010111. See [Table 4](#) for valid DAC/V<sub>COM</sub> addresses.
5. Send a STOP condition on the bus.

Approximately 36μs (±4μs) after issuing this command, the specified DAC/V<sub>COM</sub> register and DAC/V<sub>COM</sub> output voltage change to the appropriate memory value.

### MaxBank

The BUF08832 can provide the user with the number of times the nonvolatile memory of a particular DAC/V<sub>COM</sub> channel nonvolatile memory has been written to for the current memory bank. This information is provided by reading the register at pointer address 111111.

There are two ways to update the MaxBank register:

1. After initiating a single acquire command, the BUF08832 updates the MaxBank register with a code corresponding to how many times that particular channel memory has been written to.
2. Following a general acquire command, the BUF08832 updates the MaxBank register with a code corresponding to the maximum number of times the most used channel (OUT1-8 and V<sub>COM</sub>S) has been written to.

MaxBank is a read-only register and is only updated by performing a general- or single-channel acquire.

Table 3 shows the relationship between the number of times the nonvolatile memory has been programmed and the corresponding state of the MaxBank Register.

**Table 3. MaxBank Details**

| NUMBER OF TIMES WRITTEN TO | RETURNS CODE |
|----------------------------|--------------|
| 0                          | 0000         |
| 1                          | 0000         |
| 2                          | 0001         |
| 3                          | 0010         |
| 4                          | 0011         |
| 5                          | 0100         |
| 6                          | 0101         |
| 7                          | 0110         |
| 8                          | 0111         |
| 9                          | 1000         |
| 10                         | 1001         |
| 11                         | 1010         |
| 12                         | 1011         |
| 13                         | 1100         |
| 14                         | 1101         |
| 15                         | 1110         |
| 16                         | 1111         |

### Parity Error Correction

The BUF08832 provides single-bit parity error correction for data stored in the nonvolatile memory to provide increased reliability of the nonvolatile memory. If a single bit of nonvolatile memory for a channel fails, the BUF08832 corrects for it and updates the appropriate DAC with the intended value when its memory is acquired.

If more than one bit of nonvolatile memory for a channel fails, the BUF08832 does not correct for it, and updates the appropriate DAC/V<sub>COM</sub> with the default value of 1000000000.

### DIE\_ID AND DIE\_REV REGISTERS

The user can verify the presence of the BUF08832 in the system by reading from address 111101. The BUF08832 returns 0010001010000000 when read at this address.

The user can also determine the die revision of the BUF08832 by reading from register 111100. BUF08832 returns 0000000000000000 when a RevA die is present. RevB would be designated by 0000000000000001 and so on.

## READ/WRITE OPERATIONS

Read and write operations can be done for a single DAC/V<sub>COM</sub> or for multiple DACs/V<sub>COM</sub>. Writing to a DAC/V<sub>COM</sub> register differs from writing to the nonvolatile memory. Bits D15–D14 of the most significant byte of data determines if data are written to the DAC/V<sub>COM</sub> register or the nonvolatile memory.

### Read/Write: DAC/V<sub>COM</sub> Register (volatile memory)

The BUF08832 is able to read from a single DAC/V<sub>COM</sub>, or multiple DACs/V<sub>COM</sub>, or write to the register of a single DAC/V<sub>COM</sub>, or multiple DACs/V<sub>COM</sub> in a single communication transaction. DAC pointer addresses begin with 000000 (which corresponds to OUT1) through 000111 (which corresponds to OUT8). The V<sub>COM</sub> address is 010010.

Write commands are performed by setting the read/write bit LOW. Setting the read/write bit HIGH performs a read transaction.

### Writing: DAC/V<sub>COM</sub> Register (Volatile Memory)

To write to a single DAC/V<sub>COM</sub> register:

1. Send a START condition on the bus.
2. Send the device address and read/write bit = LOW. The BUF08832 acknowledges this byte.
3. Send a DAC/V<sub>COM</sub> pointer address byte. Set bit D7 = 0 and D6 = 0. Bits D5–D0 are the DAC/V<sub>COM</sub> address. Although the BUF08832 acknowledges 000000 through 010111, it stores and returns data only from these addresses:
  - 000000 through 000111
  - 010010
 It returns 0000 for reads from 001000 through 010001, and 010011 through 010111. See Table 4 for valid DAC/V<sub>COM</sub> addresses.
4. Send two bytes of data for the specified register. Begin by sending the most significant byte first (bits D15–D8, of which only bits D9 and D8 are used, and bits D15–D14 must not be 01), followed by the least significant byte (bits D7–D0). The register is updated after receiving the second byte.
5. Send a STOP or START condition on the bus.

The BUF08832 acknowledges each data byte. If the master terminates communication early by sending a STOP or START condition on the bus, the specified register is not updated. Updating the DAC/V<sub>COM</sub> register is not the same as updating the DAC/V<sub>COM</sub> output voltage; see the [Updating the DAC Output Voltages](#) section.

The process of updating multiple DAC/V<sub>COM</sub> registers begins the same as when updating a single register. However, instead of sending a STOP condition after writing the addressed register, the master continues to send data for the next register. The BUF08832 automatically and sequentially steps through subsequent registers as additional data are sent. The process continues until all desired registers have been updated or a STOP or START condition is sent.

To write to multiple DAC/V<sub>COM</sub> registers:

1. Send a START condition on the bus.
2. Send the device address and read/write bit = LOW. The BUF08832 acknowledges this byte.
3. Send either the OUT1 pointer address byte to start at the first DAC, or send the pointer address byte for whichever DAC/V<sub>COM</sub> is the first in the sequence of DACs/V<sub>COM</sub> to be updated. The BUF08832 begins with this DAC/V<sub>COM</sub> and steps through subsequent DACs/V<sub>COM</sub> in sequential order.
4. Send the bytes of data; begin by sending the most significant byte (bits D15–D8, of which only bits D9 and D8 have meaning, and bits D15–D14 must not be 01), followed by the least significant byte (bits D7–D0). The first two bytes are for the DAC/V<sub>COM</sub> addressed in the previous step. The DAC/V<sub>COM</sub> register is automatically updated after receiving the second byte. The next two bytes are for the following DAC/V<sub>COM</sub>. That DAC/V<sub>COM</sub> register is updated after receiving the fourth byte. This process continues until the registers of all following DACs/V<sub>COM</sub> have been updated. The BUF08832 continues to accept data for a total of 18 DACs; however, the two data sets following the 16th data set are meaningless. The 19th data set applies to V<sub>COM</sub>. The 20th data set is meaningless. The write disable bit cannot be accessed using this method. It must be written to using the *write to a single DAC register* procedure.

5. Send a STOP or START condition on the bus.

The BUF08832 acknowledges each byte. To terminate communication, send a STOP or START condition on the bus. Only DAC registers that have received both bytes of data are updated.

#### **Reading: DAC/V<sub>COM</sub>/OTHER Register (Volatile Memory)**

Reading a register returns the data stored in that DAC/V<sub>COM</sub>/OTHER register.

To read a single DAC/V<sub>COM</sub>/OTHER register:

1. Send a START condition on the bus.
2. Send the device address and read/write bit = LOW. The BUF08832 acknowledges this byte.
3. Send the DAC/V<sub>COM</sub>/OTHER pointer address byte. Set bit D7 = 0 and D6 = 0; bits D5–D0 are the DAC/V<sub>COM</sub>/OTHER address. NOTE: The BUF08832 stores and returns data only from these addresses:
  - 000000 through 000111
  - 010010
  - 111100 through 111111
 It returns 0000 for reads from 001000 through 010001, and 010011 through 010111. See [Table 4](#) for valid DAC/V<sub>COM</sub>/OTHER addresses.
4. Send a START or STOP/START condition.
5. Send the correct device address and read/write bit = HIGH. The BUF08832 acknowledges this byte.
6. Receive two bytes of data. They are for the specified register. The most significant byte (bits D15–D8) is received first; next is the least significant byte (bits D7–D0). In the case of DAC/V<sub>COM</sub> channels, bits D15–D10 have no meaning.
7. Acknowledge after receiving the first byte.
8. Send a STOP or START condition on the bus or do not acknowledge the second byte to end the read transaction.

Communication may be terminated by sending a premature STOP or START condition on the bus, or by not acknowledging.

To read multiple registers:

1. Send a START condition on the bus.
2. Send the device address and read/write bit = LOW. The BUF08832 acknowledges this byte.
3. Send either the OUT1 pointer address byte to start at the first DAC, or send the pointer address byte for whichever register is the first in the sequence of DACs/ $V_{COM}$  to be read. The BUF08832 begins with this DAC/ $V_{COM}$  and steps through subsequent DACs/ $V_{COM}$  in sequential order.
4. Send a START or STOP/START condition on the bus.
5. Send the correct device address and read/write bit = HIGH. The BUF08832 acknowledges this byte.
6. Receive two bytes of data. They are for the specified DAC/ $V_{COM}$ . The first received byte is the most significant byte (bits D15–D8; only bits D9 and D8 have meaning), next is the least significant byte (bits D7–D0).
7. Acknowledge after receiving each byte of data.
8. When all desired DACs have been read, send a STOP or START condition on the bus.

Communication may be terminated by sending a premature STOP or START condition on the bus, or by not sending the acknowledge bit. The reading of registers DieID, DieRev, and MaxBank is not supported in this mode of operation (these values must be read using the single register read method).

#### Write: Nonvolatile Memory for the DAC Register

The BUF08832 is able to write to the nonvolatile memory of a single DAC/ $V_{COM}$  in a single communication transaction. In contrast to the BUF20820, writing to multiple nonvolatile memory words in a single transaction is not supported. Valid DAC/ $V_{COM}$  pointer addresses begin with 000000 (which corresponds to OUT1) through 000111 (which corresponds to OUT8). The  $V_{COM}$  address is 010010.

When programming the nonvolatile memory, the analog supply voltage must be between 9V and 20V. Write commands are performed by setting the read/write bit LOW.

To write to a single nonvolatile register:

1. Send a START condition on the bus.
2. Send the device address and read/write bit = LOW. The BUF08832 acknowledges this byte. Although the BUF08832 acknowledges 000000 through 010111, it stores and returns data only from these addresses:
  - 000000 through 000111
  - 010010
 It returns 0000 for reads from 001000 through 010001, and 010011 through 010111. See Table 4 for DAC/ $V_{COM}$  addresses.
3. Send a DAC/ $V_{COM}$  pointer address byte. Set bit D7 = 0 and D6 = 0. Bits D5–D0 are the DAC/ $V_{COM}$  address.
4. Send two bytes of data for the nonvolatile register of the specified DAC/ $V_{COM}$ . Begin by sending the most significant byte first (bits D15–D8, of which only bits D9 and D8 are data bits, and bits D15–D14 must be 01), followed by the least significant byte (bits D7–D0). The register is updated after receiving the second byte.
5. Send a STOP condition on the bus.

The BUF08832 acknowledges each data byte. If the master terminates communication early by sending a STOP or START condition on the bus, the specified nonvolatile register is not updated. Writing a nonvolatile register also updates the DAC/ $V_{COM}$  register and output voltage.

The DAC/ $V_{COM}$  register and DAC/ $V_{COM}$  output voltage are updated immediately, while the programming of the nonvolatile memory takes up to 250 $\mu$ s. Once a nonvolatile register write command has been issued, no communication with the BUF08832 should take place for at least 250 $\mu$ s. Writing or reading over the serial interface while the nonvolatile memory is being written jeopardizes the integrity of the data being stored.

#### Read: Nonvolatile Memory for the DAC Register

To read the data present in nonvolatile register for a particular DAC/ $V_{COM}$  channel, the master must first issue a general acquire command, or a single acquire command with the appropriate DAC/ $V_{COM}$  channel chosen. This action updates both the DAC/ $V_{COM}$  register(s) and DAC/ $V_{COM}$  output voltage(s). The master may then read from the appropriate DAC/ $V_{COM}$  register as described earlier.

### Programmable $V_{COM}$ Limits

The BUF08832  $V_{COM}$  output has a programmable HIGH limit and LOW limit. The implementation and interface of these limits are the same as with the DAC registers. These registers are written to and read back through the Two-Wire bus. Addresses for limiters are 1E and 1F for the HIGH limit and LOW limit, respectively. See Table 4 for register pointer addresses.

Upon power-up or general-call reset, the DAC registers (channels 1 through 8 and  $V_{COM}$ ) are set to 200 (default) that corresponds to mid-scale output for a 10-bit DAC. The HIGH and LOW limit registers are set to 3FF and 000 respectively. Therefore, the limits are transparent if not programmed.

The BUF08832 uses double-buffered registers. The input of data is stored in the first layer. The input may be latched to the DAC output, depending upon application. The DACs update only when the second layer of latches are enabled.

The HIGH and LOW limits can be programmed to any desired value to limit the  $V_{COM}$  output. The limit can be programmed before or after programming the  $V_{COM}$  channel. Because the input of data is stored in the first layer of latches, the  $V_{COM}$  output is limited according to the following rule in either sequence:


1. If the  $V_{COM}$  OTP write is enabled, then the  $V_{COM}$  input is always stored in the OTP. Limit comparison happens only before the DAC output.
2. If the  $V_{COM}$  input is higher than the HIGH limit, then the HIGH limit is latched to the DAC output. Reading of the DAC register returns the HIGH limit.
3. If the  $V_{COM}$  input is lower than the LOW limit, then the LOW limit is latched to the DAC output. Reading of the DAC register returns the LOW limit.
4. If the  $V_{COM}$  input is in between the HIGH and LOW limit, then the programmed value is latched to DAC output. Reading of the DAC register returns the programmed value.
5. If the HIGH limit is lower than the LOW limit, then the BUF08832 ignores the limits and latches the programmed value to the DAC output. Reading of the DAC register returns the programmed value.

There are two banks of OTP associated with each of the two limit registers. OTP operations on these two addresses are valid, just like OTP for DAC registers.

**Table 4. DAC Register Pointer Addresses**

| DAC REGISTER   | POINTER ADDRESS |
|----------------|-----------------|
| OUT1           | 000000          |
| OUT2           | 000001          |
| OUT3           | 000010          |
| OUT4           | 000011          |
| OUT5           | 000100          |
| OUT6           | 000101          |
| OUT7           | 000110          |
| OUT8           | 000111          |
| $V_{COM}$      | 010010          |
| HIGH Limit     | 011110          |
| LOW Limit      | 011111          |
| OTHER REGISTER | POINTER ADDRESS |
| Die_Rev        | 111100          |
| Die_ID         | 111101          |
| MaxBank        | 111111          |







### Figure 17. Write Nonvolatile Register Timing



### Figure 18. Acquire Operation Timing



### Figure 19. General-Call Reset Timing



### Figure 20. High-Speed Mode Timing

## END-USER SELECTED GAMMA CONTROL

Because the BUF08832 has two banks of nonvolatile memory, it is well-suited for providing two levels of gamma control by using the BKSEL pin, as shown in [Figure 21](#). When the state of the BKSEL pin changes, the BUF08832 updates all nine programmable buffer outputs simultaneously after 750µs (±80µs).

To update all nine programmable output voltages simultaneously via hardware, toggle the BKSEL pin to switch between Gamma Curve 0 (stored in Bank0) and Gamma Curve 1 (stored in Bank1).

All DAC/V<sub>COM</sub> registers and output voltages are updated simultaneously after approximately 750µs.




Figure 21. Gamma Control

## DYNAMIC GAMMA CONTROL

Dynamic gamma control is a technique used to improve the picture quality in LCD television applications. This technique typically requires switching gamma curves between frames. Using the BKSEL pin to switch between two gamma curves does not often provide good results because of the 750µs required to transfer the data from the nonvolatile memory to the DAC register. However, dynamic gamma control can still be accomplished by storing two gamma curves in an external EEPROM and writing directly to the DAC register (volatile).

The double register input structure saves programming time by allowing updated DAC values to be pre-stored into the first register bank. Storage of this data can occur while a picture is still being displayed. Because the data are only stored into the first register bank, the DAC/V<sub>COM</sub> output values remain unchanged—the display is unaffected. At the beginning or the end of a picture frame, the DAC/V<sub>COM</sub> outputs (and therefore, the gamma voltages) can be quickly updated by writing a '1' in bit 15 of any DAC/V<sub>COM</sub> register. For details on the operation of the double register input structure, see the [Updating the DAC Output Voltages](#) section.

To update all nine programmable output voltages simultaneously via software, perform the following actions:

**STEP 1:** Write to registers 1–9 with bit 15 always '0'.


**STEP 2:** Write any DAC/V<sub>COM</sub> register a second time with identical data. Make sure that bit 15 is set to '1'. All DAC/V<sub>COM</sub> channels are updated simultaneously after receiving the last bit of data.

## OUTPUT PROTECTION

The BUF08832 output stages can safely source and sink the current levels indicated in [Figure 1](#) and [Figure 2](#). However, there are other modes where precautions must be taken to prevent to the output stages from being damaged by excessive current flow. The outputs (OUT1 through OUT8, and  $V_{COM}$ ) include ESD protection diodes, as shown in [Figure 22](#). Normally, these diodes do not conduct and are passive during typical device operation. Unusual operating conditions can occur where the diodes may conduct, potentially subjecting them to high, even damaging current levels. These conditions are most likely to occur when a voltage applied to an output exceeds  $(V_S) + 0.5V$ , or drops below  $GND - 0.5V$ .

One common scenario where this condition can occur is when the output pin is connected to a sufficiently large capacitor, and the BUF08832 power-supply source ( $V_S$ ) is suddenly removed. Removing the power-supply source allows the capacitor to discharge through the current-steering diodes. The energy released during the high current flow period causes the power dissipation limits of the diode to be

exceeded. Protection against the high current flow may be provided by placing current-limiting resistors in series with the output, as shown in [Figure 13](#). Select a resistor value that restricts the current level to the maximum rating for the particular pin.



**Figure 22. Output Pins ESD Protection Current-Steering Diodes**

## GENERAL POWERPAD DESIGN CONSIDERATIONS

The BUF08832 is available in a thermally-enhanced PowerPAD package. This package is constructed using a downset leadframe upon which the die is mounted; see [Figure 23\(a\)](#) and [Figure 23\(b\)](#). This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package; see [Figure 23\(c\)](#). This thermal pad has direct thermal contact with the die; thus, excellent thermal performance is achieved by providing a good thermal path away from the thermal pad.


The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad must be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat-dissipating device. Soldering the PowerPAD to the printed circuit board (PCB) is always required, even with applications that have low power dissipation. This technique provides the necessary thermal and mechanical connection between the lead frame die pad and the PCB.

The PowerPAD must be connected to the most negative supply voltage on the device,  $GND_A$  and  $GND_D$ .

1. Prepare the PCB with a top-side etch pattern. There should be etching for the leads as well as etch for the thermal pad.
2. Place recommended holes in the area of the thermal pad. Ideal thermal land size and thermal via patterns for the HTSSOP-20 PWP package can be seen in the technical brief, *PowerPAD Thermally-Enhanced Package (SLMA002)*, available for download at [www.ti.com](http://www.ti.com). These holes should be 13 mils (0,33mm) in diameter. Keep them small, so that solder wicking through the holes is not a problem during reflow. An

example thermal land pattern mechanical drawing is attached to the end of this data sheet.

3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area to help dissipate the heat generated by the BUF08832 IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered; thus, wicking is not a problem.
4. Connect all holes to the internal plane that is at the same voltage potential as the GND pins.
5. When connecting these holes to the internal plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This configuration makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the BUF08832 PowerPAD package should make their connection to the internal plane with a complete connection around the entire circumference of the plated-through hole.
6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its twelve holes exposed. The bottom-side solder mask should cover the holes of the thermal pad area. This masking prevents solder from being pulled away from the thermal pad area during the reflow process.
7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
8. With these preparatory steps in place, simply place the BUF08832 IC in position and run the chip through the solder reflow operation as any standard surface-mount component. This preparation results in a properly installed part.



**Figure 23. Views of Thermally-Enhanced PWP Package**

For a given  $\theta_{JA}$  (listed in the [Electrical Characteristics](#)), the maximum power dissipation is shown in [Figure 24](#) and calculated by [Equation 2](#):


$$P_D = \left( \frac{T_{MAX} - T_A}{\theta_{JA}} \right) \quad (2)$$

Where:

$P_D$  = maximum power dissipation (W)

$T_{MAX}$  = absolute maximum junction temperature (+125°C)

$T_A$  = free-ambient air temperature (°C)



**Figure 24. Maximum Power Dissipation vs Free-Air Temperature (with PowerPAD soldered down)**

## REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision September, 2009 (B) to Revision C Page

- Corrected error in x-axis value for [Figure 11](#) ..... 6

### Changes from Revision September 2009 (A) to Revision B Page

- Changed the typ and max specifications for the Analog Power Supply, *Total Analog Supply Current and Over Temperature* parameters of the Electrical Characteristics table ..... 3
- Added [Figure 4](#) ..... 5
- Moved [Figure 7](#) ..... 6

PACKAGING INFORMATION

| Orderable part number | Status<br>(1) | Material type<br>(2) | Package   Pins    | Package qty   Carrier | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6) |
|-----------------------|---------------|----------------------|-------------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| BUF08832AIPWPR        | Active        | Production           | HTSSOP (PWP)   20 | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 95    | BUF08832            |
| BUF08832AIPWPR.A      | Active        | Production           | HTSSOP (PWP)   20 | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 95    | BUF08832            |

- <sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).
- <sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- <sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.
- <sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- <sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- <sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

| Device         | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| BUF08832AIPWPR | HTSSOP       | PWP             | 20   | 2000 | 330.0              | 16.4               | 6.95    | 7.1     | 1.6     | 8.0     | 16.0   | Q1            |

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device         | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| BUF08832AIPWPR | HTSSOP       | PWP             | 20   | 2000 | 350.0       | 350.0      | 43.0        |

## GENERIC PACKAGE VIEW


**PWP 20**

**HTSSOP - 1.2 mm max height**

6.5 x 4.4, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224669/A



## PowerPAD™ TSSOP - 1.2 mm max height

Technical drawing of a 20-pin connector. The drawing includes a top view, a side view, and a detail view (Detail A).

**Top View Dimensions:**

- Overall width: 6.6 TYP, 6.2
- Pin 1 Index Area: 6.6, 6.4, NOTE 3
- Pin pitch: 18X 0.65
- Pin length: 20
- Pin width: 2X 5.85
- Pin spacing: 20X 0.30, 0.17
- Pin diameter: 0.1
- Pin material: C A B
- Pin finish: 4X (0°-12°)
- Pin 11: 20X 0.30, 0.17
- Pin 10: 2X 0.7 MAX, NOTE 5
- Pin 11: 2X 0.27 MAX, NOTE 5
- Pin 21: THERMAL PAD
- Pin 20: 2.79, 2.24
- Pin 1: 3.64, 2.94

**Side View Dimensions:**

- Overall height: 6.6, 6.4, NOTE 3
- Pin 1 Index Area: 6.6, 6.2
- Pin pitch: 18X 0.65
- Pin length: 20
- Pin width: 2X 5.85
- Pin spacing: 20X 0.30, 0.17
- Pin diameter: 0.1
- Pin material: C A B
- Pin finish: 4X (0°-12°)
- Pin 11: 20X 0.30, 0.17
- Pin 10: 2X 0.7 MAX, NOTE 5
- Pin 11: 2X 0.27 MAX, NOTE 5
- Pin 21: THERMAL PAD
- Pin 20: 2.79, 2.24
- Pin 1: 3.64, 2.94

**Detail A Dimensions:**

- Overall width: 6.6 TYP, 6.2
- Pin 1 Index Area: 6.6, 6.4, NOTE 3
- Pin pitch: 18X 0.65
- Pin length: 20
- Pin width: 2X 5.85
- Pin spacing: 20X 0.30, 0.17
- Pin diameter: 0.1
- Pin material: C A B
- Pin finish: 4X (0°-12°)
- Pin 11: 20X 0.30, 0.17
- Pin 10: 2X 0.7 MAX, NOTE 5
- Pin 11: 2X 0.27 MAX, NOTE 5
- Pin 21: THERMAL PAD
- Pin 20: 2.79, 2.24
- Pin 1: 3.64, 2.94


PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.


**PWP0020W**

## PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



## SOLDER MASK DETAILS

4231145/A 08/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

PWP0020W

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



| STENCIL THICKNESS | SOLDER STENCIL OPENING |
|-------------------|------------------------|
| 0.1               | 3.12 X 4.07            |
| 0.125             | 2.79 X 3.64 (SHOWN)    |
| 0.15              | 2.55 X 3.32            |
| 0.175             | 2.36 X 3.08            |

4231145/A 08/2024

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated