

AMC0381D-Q1 Automotive, Precision, High-Voltage DC Input, Reinforced Isolated Amplifier With Fixed-Gain Differential Output

1 Features

- AEC-Q100 qualified for automotive applications:
 - Temperature grade 1: -40°C to $+125^{\circ}\text{C}$, T_A
- Integrated, high-voltage resistive divider for direct DC voltage sensing without external resistors
- Differential output
- Supply voltage range:
 - High-side (VDD1): 3.0V to 5.5V
 - Low-side (VDD2): 3.0V to 5.5V
- Low DC errors:
 - Offset error: $\pm 0.8\text{mV}$ (maximum)
 - Offset drift: $\pm 10\mu\text{V}/^{\circ}\text{C}$ (maximum)
 - Attenuation error: $\pm 0.25\%$ (maximum)
 - Attenuation drift: $\pm 40\text{ppm}/^{\circ}\text{C}$ (maximum)
 - Nonlinearity: 0.025% (maximum)
- High CMTI: 50V/ns (minimum)
- Low EMI: Meets CISPR-11 and CISPR-25 limits
- Available input options:
 - AMC0381D06-Q1: 600V, 10M Ω
 - AMC0381D10-Q1: 1000V, 12.5M Ω
 - AMC0381D16-Q1: 1600V, 33.5M Ω
- Safety-related certifications:
 - 7000V_{PK} reinforced isolation per DIN EN IEC 60747-17 (VDE 0884-17)
 - 5000V_{RMS} isolation for 1 minute per UL 1577

2 Applications

- [Traction inverters](#)
- [Onboard chargers](#)
- [DC/DC converters](#)
- [Battery junction boxes](#)

3 Description

The AMC0381D-Q1 is a precision, galvanically isolated amplifier with a high-voltage DC, high impedance input, and fixed-gain differential output. The input is designed to connect directly to a high-voltage signal source.

The isolation barrier separates parts of the system that operate on different common-mode voltage levels. The isolation barrier is highly resistant to magnetic interference and is certified to provide reinforced isolation up to 5kV_{RMS} (60s).

The AMC0381D-Q1 outputs a differential signal proportional to the input voltage. The differential output is insensitive to ground shifts and enables routing the output signal over long distances.


The AMC0381D-Q1 is available in three linear input voltage ranges: 600V, 1000V, and 1600V. With an integrated precision resistive divider, the AMC0381D-Q1 achieves better than 1% accuracy over the full temperature range, including lifetime drift.

The AMC0381D-Q1 is available in a 15-pin, 0.65mm pitch SSOP package. The device is fully specified over the temperature range from -40°C to $+125^{\circ}\text{C}$.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
AMC0381D-Q1	DFX (SSOP, 15)	12.8mm × 10.3mm

- (1) For more information, see the [Mechanical, Packaging, and Orderable Information](#).
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Typical Application



Table of Contents

1 Features	1	7.1 Overview.....	15
2 Applications	1	7.2 Functional Block Diagram.....	15
3 Description	1	7.3 Feature Description.....	15
4 Device Comparison Table	3	7.4 Device Functional Modes.....	18
5 Pin Configuration and Functions	4	8 Application and Implementation	19
6 Specifications	5	8.1 Application Information.....	19
6.1 Absolute Maximum Ratings.....	5	8.2 Typical Application.....	19
6.2 ESD Ratings.....	5	8.3 Best Design Practices.....	21
6.3 Recommended Operating Conditions.....	5	8.4 Power Supply Recommendations.....	22
6.4 Thermal Information.....	6	8.5 Layout.....	23
6.5 Power Ratings	6	9 Device and Documentation Support	24
6.6 Insulation Specifications	7	9.1 Documentation Support.....	24
6.7 Safety-Related Certifications	8	9.2 Receiving Notification of Documentation Updates....	24
6.8 Safety Limiting Values.....	8	9.3 Support Resources.....	24
6.9 Electrical Characteristics	9	9.4 Trademarks.....	24
6.10 Switching Characteristics	10	9.5 Electrostatic Discharge Caution.....	24
6.11 Timing Diagram.....	11	9.6 Glossary.....	24
6.12 Insulation Characteristics Curves.....	12	10 Revision History	24
6.13 Typical Characteristics.....	13	11 Mechanical, Packaging, and Orderable Information	24
7 Detailed Description	15		

4 Device Comparison Table

Table 4-1. Device Comparison

DEVICE	R1 ⁽¹⁾	R2 ⁽¹⁾	DIVIDER RATIO	LINEAR INPUT RANGE	CLIPPING VOLTAGE	ABS MAX INPUT VOLTAGE
AMC0381D06-Q1 ⁽²⁾	10MΩ	16.7kΩ	601:1	600V	769V	900V
AMC0381D10-Q1 ⁽²⁾	12.5MΩ	12.5kΩ	1001:1	1000V	1281V	1500V
AMC0381D16-Q1	33.5MΩ	21kΩ	1601:1	1600V	2049V	2000V

(1) R1 and R2 are approximated resistor values and do not accurately reflect the divider ratio.

(2) Preview information (not Production Data).

5 Pin Configuration and Functions




Figure 5-1. DFX Package, 15-Pin SOIC (Top View)

Table 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	HVIN	Analog input	High-voltage input
2	SNSN	Analog input	Ground sense pin and inverting analog input to the amplifier. Connect to GND1.
3, 7, 8, 12, 13, 15	NC	N/A	No internal connection. The pin can be connected to any potential or left floating.
4	SNSP	Analog input	Sense voltage pin and non-inverting analog input to the amplifier. Connect to an external filter capacitor or leave floating.
5	VDD1	High-side power	Analog (high-side) power supply ⁽¹⁾
6	GND1	High-side ground	High-side ground
9	GND2	Low-side ground	Low-side ground
10	OUTN	Analog output	Inverting analog output
11	OUTP	Analog input	Noninverting analog output
14	VDD2	Low-side power	Low-side power supply ⁽¹⁾

(1) See the [Power Supply Recommendations](#) section for power-supply decoupling recommendations.

6 Specifications

6.1 Absolute Maximum Ratings

see⁽¹⁾

		MIN	MAX	UNIT
Power-supply voltage	High-side, VDD1 to GND1	−0.3	6.5	V
	Low-side, VDD2 to GND2	−0.3	6.5	
Analog input voltage	HVIN to GND1, AMC0381D06-Q1	−150	900	V
	HVIN to GND1, AMC0381D10-Q1	−150	1500	
	HVIN to GND1, AMC0381D16-Q1	−150	2000	
	SNSP, SNSN	GND1 − 0.5	VDD1 + 0.5	
Analog output voltage	OUTP, OUTN	GND2 − 0.5	VDD2 + 0.5	V
Input current	Continuous, any pin except power-supply and HVIN pins	−10	10	mA
Temperature	Junction, T _J		150	°C
	Storage, T _{stg}	−65	150	

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ , HBM ESD classification level 2	±2000	V
		Charged-device model (CDM), per AEC Q100-011, CDM ESD classification level C6	±1000	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POWER SUPPLY						
VDD1	High-side power supply	VDD1 to GND1	3	5.0	5.5	V
VDD2	Low-side power supply	VDD2 to GND2	3	3.3	5.5	V
ANALOG INPUT						
V _{Clipping}	Nominal input voltage before clipping output	Referred to SNSP	1.28			V
		Referred to HVIN, AMC0381D06-Q1	769			
		Referred to HVIN, AMC0381D10-Q1	1281			
		Referred to HVIN, AMC0381D16-Q1	2049			
V _{FSR}	Specified linear input voltage	Referred to SNSP	−0.05	1		V
		Referred to HVIN, AMC0381D06-Q1	−30	600		
		Referred to HVIN, AMC0381D10-Q1	−50	1000		
		Referred to HVIN, AMC0381D16-Q1	−80	1600		
TEMPERATURE RANGE						
T _A	Specified ambient temperature		−40	125		°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DFX (SSOP)	UNIT
		15 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	86.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	36.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	43.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	17	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	41.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

6.5 Power Ratings

PARAMETER		TEST CONDITIONS	VALUE	UNIT
P_D	Maximum power dissipation (both sides)	AVDD = DVDD = 5.5V, $V_{HVIN} = V_{Clipping}$ AMC0381D06-Q1	140	mW
		AVDD = DVDD = 5.5V, $V_{HVIN} = V_{Clipping}$ AMC0381D10-Q1	210	
		AVDD = DVDD = 5.5V, $V_{HVIN} = V_{Clipping}$ AMC0381D16-Q1	200	
P_{D1}	Maximum power dissipation (high-side)	AVDD = 5.5V, $V_{HVIN} = V_{Clipping}$ AMC0381D06-Q1	90	mW
		AVDD = 5.5V, $V_{HVIN} = V_{Clipping}$ AMC0381D10-Q1	160	
		AVDD = 5.5V, $V_{HVIN} = V_{Clipping}$ AMC0381D16-Q1	150	
P_{D2}	Maximum power dissipation (low-side)	DVDD = 5.5V	50	mW

6.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	VALUE	UNIT
GENERAL				
CLR	External clearance ⁽¹⁾	Shortest pin-to-pin distance through air	≥ 8	mm
CPG	External creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface	≥ 9.7	mm
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the double insulation	≥ 15.4	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600V _{RMS}	I-III	
		Rated mains voltage ≤ 1000V _{RMS}	I-II	
DIN EN IEC 60747-17 (VDE 0884-17) ⁽²⁾				
V _{IORM}	Maximum repetitive peak isolation voltage	At AC voltage	1410	V _{PK}
V _{IOWM}	Maximum-rated isolation working voltage	At AC voltage (sine wave)	1000	V _{RMS}
		At DC voltage	1410	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60s (qualification test), V _{TEST} = 1.2 × V _{IOTM} , t = 1s (100% production test)	7000	V _{PK}
V _{IMP}	Maximum impulse voltage ⁽³⁾	Tested in air, 1.2/50μs waveform per IEC 62368-1	7700	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽⁴⁾	Tested in oil (qualification test), 1.2/50μs waveform per IEC 62368-1	10000	V _{PK}
q _{pd}	Apparent charge ⁽⁵⁾	Method a, after input/output safety test subgroups 2 and 3, V _{pd(ini)} = V _{IOTM} , t _{ini} = 60s, V _{pd(m)} = 1.2 × V _{IORM} , t _m = 10s	≤ 5	pC
		Method a, after environmental tests subgroup 1, V _{pd(ini)} = V _{IOTM} , t _{ini} = 60s, V _{pd(m)} = 1.6 × V _{IORM} , t _m = 10s	≤ 5	
		Method b1, at preconditioning (type test) and routine test, V _{pd(ini)} = 1.2 × V _{IOTM} , t _{ini} = 1s, V _{pd(m)} = 1.875 × V _{IORM} , t _m = 1s	≤ 5	
		Method b2, at routine test (100% production) ⁽⁷⁾ V _{pd(ini)} = V _{pd(m)} = 1.2 × V _{IOTM} , t _{ini} = t _m = 1s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁶⁾	V _{IO} = 0.5 V _{PP} at 1MHz	≈1.5	pF
R _{IO}	Insulation resistance, input to output ⁽⁶⁾	V _{IO} = 500V at T _A = 25°C	> 10 ¹²	Ω
		V _{IO} = 500V at 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	
		V _{IO} = 500V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		55/125/21	
UL1577				
V _{ISO}	Withstand isolation voltage	V _{TEST} = V _{ISO} , t = 60s (qualification test), V _{TEST} = 1.2 × V _{ISO} , t = 1s (100% production test)	5000	V _{RMS}

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.
- (2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air to determine the surge immunity of the package.
- (4) Testing is carried in oil to determine the intrinsic surge immunity of the isolation barrier.
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (6) All pins on each side of the barrier are tied together, creating a two-pin device.
- (7) Either method b1 or b2 is used in production.

6.7 Safety-Related Certifications

VDE	UL
DIN EN IEC 60747-17 (VDE 0884-17), EN IEC 60747-17, DIN EN IEC 62368-1 (VDE 0868-1), EN IEC 62368-1, IEC 62368-1 Clause : 5.4.3 ; 5.4.4.4 ; 5.4.9	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs
Reinforced insulation	Single protection
Certificate number: Pending	File number: Pending

6.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to over-heat the die and damage the isolation barrier potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{SI}	Safety input current	R _{θJA} = 86.9°C/W, VDDx = 5.5V, T _J = 150°C, T _A = 25°C, AMC0381D06-Q1			250	mA
		R _{θJA} = 86.9°C/W, VDDx = 5.5V, T _J = 150°C, T _A = 25°C, AMC0381D10-Q1			240	
		R _{θJA} = 86.9°C/W, VDDx = 5.5V, T _J = 150°C, T _A = 25°C, AMC0381D16-Q1			240	
I _{SO}	Safety output current	R _{θJA} = 86.9°C/W, VDDx = 5.5V, T _J = 150°C, T _A = 25°C			260	mA
P _S	Safety input, output, or total power	R _{θJA} = 86.9°C/W, T _J = 150°C, T _A = 25°C			1440	mW
T _S	Maximum safety temperature				150	°C

- (1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I_S and P_S. These limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, R_{θJA}, in the Thermal Information table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

T_J = T_A + R_{θJA} × P, where P is the power dissipated in the device.

T_{J(max)} = T_S = T_A + R_{θJA} × P_S, where T_{J(max)} is the maximum junction temperature.

P_S = I_S × VDD_{max}, where VDD_{max} is the maximum supply voltage for high-side and low-side.

6.9 Electrical Characteristics

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{DD1} = 3.0\text{V}$ to 5.5V , $V_{DD2} = 3.0\text{V}$ to 5.5V , $V_{SNSP} = 0\text{V}$ to $+1\text{V}$, and $V_{SNSN} = 0\text{V}$; typical specifications are at $T_A = 25^{\circ}\text{C}$, $V_{DD1} = 5\text{V}$, $V_{DD2} = 3.3\text{V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT						
R _{IN}	Input resistance	AMC0381D06-Q1	8.5	10	11.5	MΩ
		AMC0381D10-Q1	10.6	12.5	14.4	
		AMC0381D16-Q1	28	33.5	39	
	Resistive divider ratio	V _{HVIN} / V _{SNSP} , AMC0381D06-Q1	598	601	604	V/V
		V _{HVIN} / V _{SNSP} , AMC0381D10-Q1		1001		
		V _{HVIN} / V _{SNSP} , AMC0381D16-Q1	1596	1601	1606	
CMTI	Common-mode transient immunity	SNSP = GND1	150			V/ns
ANALOG OUTPUT						
	Nominal attenuation	(V _{OUTP} – V _{OUTN}) / V _{HVIN} , AMC0381D06-Q1		3.328		mV/V
		(V _{OUTP} – V _{OUTN}) / V _{HVIN} , AMC0381D10-Q1		1.998		
		(V _{OUTP} – V _{OUTN}) / V _{HVIN} , AMC0381D16-Q1		1.249		
V _{CMout}	Output common-mode voltage		1.39	1.44	1.50	V
V _{CLIPout}	Clipping differential output voltage	V _{OUT} = (V _{OUTP} – V _{OUTN}); V _{IN} > V _{Clipping}	–2.52	±2.49	2.52	V
V _{FAILSAFE}	Failsafe differential output voltage	VDD1 undervoltage, or VDD1 missing	–2.63	–2.57	–2.53	V
R _{OUT}	Output resistance	OUTP or OUTN		<0.2		Ω
	Output short-circuit current	On OUTP or OUTN, sourcing or sinking, HVIN = GND1, outputs shorted to either GND or VDD2		11		mA
DC ACCURACY						
V _{OS}	Input offset voltage	Referred to SNSP, T _A = 25°C, HVIN = GND1	–0.8	±0.1	0.8	mV
		Referred to HVIN, HVIN = GND1, T _A = 25°C, AMC0381D06-Q1	–480	±60	480	
		Referred to HVIN, HVIN = GND1, T _A = 25°C, AMC0381D10-Q1	–800	±100	800	
		Referred to HVIN, HVIN = GND1, T _A = 25°C, AMC0381D16-Q1	–1280	±160	1280	
TCV _{OS}	Input offset thermal drift ⁽³⁾	Referred to SNSP, HVIN = GND1	–0.01	±0.003	0.01	mV/°C
		Referred to HVIN, HVIN = GND1, AMC0381D06-Q1	–6	±1.8	6	
		Referred to HVIN, HVIN = GND1, AMC0381D10-Q1	–10	±3	10	
		Referred to HVIN, HVIN = GND1, AMC0381D16-Q1	–16	±4.8	16	
E _A	Attenuation error ⁽¹⁾	T _A = 25°C	–0.25%	±0.05%	0.25%	
TCE _A	Attenuation error temperature drift ⁽⁴⁾		–40	±20	40	ppm/°C
	Nonlinearity ⁽²⁾		–0.025%	±0.01%	0.025%	
	Output noise	V _{IN} = GND1, BW = 50kHz		200		μVrms
PSRR	Power-supply rejection ratio ⁽⁵⁾	VDD1 DC PSRR, HVIN = GND1, VDD1 from 3V to 5.5V		–77		dB
		VDD1 AC PSRR, HVIN = GND1, VDD1 with 10kHz / 100mV ripple		–49		
		VDD2 DC PSRR, HVIN = GND1, VDD2 from 3V to 5.5V		–100		
		VDD2 AC PSRR, HVIN = GND1, VDD2 with 10kHz / 100mV ripple		–75		
AC ACCURACY						
BW	Output bandwidth		120	145		kHz

6.9 Electrical Characteristics (continued)

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{DD1} = 3.0\text{V}$ to 5.5V , $V_{DD2} = 3.0\text{V}$ to 5.5V , $V_{SNSP} = 0\text{V}$ to $+1\text{V}$, and $V_{SNSN} = 0\text{V}$; typical specifications are at $T_A = 25^{\circ}\text{C}$, $V_{DD1} = 5\text{V}$, $V_{DD2} = 3.3\text{V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
THD	Total harmonic distortion	$V_{SNSP} = 1V_{PP}$, $SNSN = \text{GND1}$, $f_{IN} = 10\text{kHz}$		-80	-73	dB
SNR	Signal-to-noise ratio	$V_{SNSP} = 1V_{PP}$, $SNSN = \text{GND1}$, $f_{IN} = 1\text{kHz}$, $BW = 10\text{kHz}$	75	79		dB
SNR	Signal-to-noise ratio	$V_{SNSP} = 1V_{PP}$, $SNSN = \text{GND1}$, $f_{IN} = 10\text{kHz}$, $BW = 50\text{kHz}$		70		dB
POWER SUPPLY						
I_{DD1}	High-side supply current			4.3	5.6	mA
I_{DD2}	Low-side supply current			6.2	9.7	mA
V_{DD1UV}	High-side undervoltage detection threshold	VDD1 rising	2.5	2.6	2.7	V
		VDD1 falling	1.9	2.0	2.1	
V_{DD2UV}	Low-side undervoltage detection threshold	VDD2 rising	2.3	2.5	2.7	V
		VDD2 falling	1.9	2.05	2.2	

- (1) The typical value includes one sigma statistical variation.
- (2) Integral nonlinearity is defined as the maximum deviation from a straight line passing through the end-points of the ideal ADC transfer function expressed as number of LSBs or as a percent of the specified linear full-scale range FSR.
- (3) Offset error drift is calculated using the box method, as described by the following equation:

$$TCE_O = (\text{value}_{MAX} - \text{value}_{MIN}) / \text{TempRange}$$
- (4) Attenuation error drift is calculated using the box method, as described by the following equation:

$$TCE_A (\text{ppm}) = ((\text{value}_{MAX} - \text{value}_{MIN}) / (\text{value} \times \text{TempRange})) \times 10^6$$
- (5) This parameter is referred to SNSP.

6.10 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_r	Output signal rise time			2.6		μs
t_f	Output signal fall time			2.6		μs
	V_{SNSP} to V_{OUTX} signal delay (50% – 10%)	Unfiltered output		1.6		μs
	V_{SNSP} to V_{OUTX} signal delay (50% – 50%)	Unfiltered output		3.0	3.2	μs
	V_{SNSP} to V_{OUTX} signal delay (50% – 90%)	Unfiltered output		4.2		μs
t_{AS}	Analog settling time	VDD1 step to 3.0V with $V_{DD2} \geq 3.0\text{V}$, to V_{OUTP} , V_{OUTN} valid, 0.1% settling		20	100	μs

6.11 Timing Diagram




Figure 6-1. Rise, Fall, and Delay Time Definitions

6.12 Insulation Characteristics Curves




Figure 6-2. Thermal Derating Curve for Safety-Limiting Current per VDE





Figure 6-3. Thermal Derating Curve for Safety-Limiting Power per VDE



T_A up to 150°C, stress-voltage frequency = 60Hz, isolation working voltage = 1500V_{RMS}, projected operating lifetime ≥50 years

Figure 6-4. Reinforced Isolation Capacitor Lifetime Projection

6.13 Typical Characteristics

at VDD1 = 5V, VDD2 = 3.3V, SNSN = GND1, and $f_{IN} = 10\text{kHz}$ (unless otherwise noted)




Figure 6-5. Input Resistance vs Temperature




Figure 6-6. Divider Ratio vs Temperature




Figure 6-7. Input Offset Voltage vs High-Side Supply Voltage




Figure 6-8. Input Offset Voltage vs Temperature




Figure 6-9. Attenuation Error vs High-Side Supply Voltage




Figure 6-10. Attenuation Error vs Temperature

6.13 Typical Characteristics (continued)

at VDD1 = 5V, VDD2 = 3.3V, SNSN = GND1, and $f_{IN} = 10\text{kHz}$ (unless otherwise noted)




Figure 6-11. Input-Referred Noise Density vs Frequency




Figure 6-12. Normalized Gain vs Input Frequency




Figure 6-13. Output Phase vs Input Frequency




Figure 6-14. Supply Current vs Supply Voltage




Figure 6-15. Supply Current vs Temperature

7 Detailed Description


7.1 Overview

The AMC0381D-Q1 is a precision, galvanically isolated amplifier with a high-voltage DC, high impedance input, and fixed-gain differential output. The input stage of the device drives a second-order, delta-sigma ($\Delta\Sigma$) modulator. The modulator converts the analog input signal into a digital bitstream that is transferred across the isolation barrier that separates the high-side from the low-side.

On the low-side, the received bitstream is processed by a fourth-order analog filter that outputs a differential signal at the OUTP and OUTN pins. This differential output signal is proportional to the input signal.

The SiO₂-based, capacitive isolation barrier supports a high level of magnetic field immunity, as described in the [ISO72x Digital Isolator Magnetic-Field Immunity application note](#). The digital modulation used in the AMC0381D-Q1 transmits data across the isolation barrier. This modulation, and the isolation barrier characteristics, result in high reliability and high common-mode transient immunity.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Analog Input

The resistive divider at the input of the AMC0381D-Q1 scales down the voltage applied to the HVIN pin to a 1V linear full-scale level. This signal is available on the SNSP pin, which is also the input of the analog signal chain.

The high-impedance input buffer on the SNSP pin feeds a second-order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator. The modulator converts the analog signal into a bitstream that is transferred across the isolation barrier, as described in the [Isolation Channel Signal Transmission](#) section.

7.3.2 Isolation Channel Signal Transmission

As shown in [Figure 7-1](#), the AMC0381D-Q1 uses an on-off keying (OOK) modulation scheme to transmit the modulator output bitstream across the SiO₂-based isolation barrier. The transmit driver (TX) is illustrated in the [Functional Block Diagram](#). TX transmits an internally generated, high-frequency carrier across the isolation barrier to represent a digital one. However, TX does not send a signal to represent a digital zero. The nominal frequency of the carrier used inside the AMC0381D-Q1 is 480MHz.

The receiver (RX) on the other side of the isolation barrier recovers and demodulates the signal and provides the input to the analog filter. The AMC0381D-Q1 transmission channel is optimized to achieve the highest level of common-mode transient immunity (CMTI) and the lowest level of radiated emissions. The high-frequency carrier and RX/TX buffer switching cause these emissions.




Figure 7-1. OOK-Based Modulation Scheme

7.3.3 Analog Output

The AMC0381D-Q1 provides a differential analog output voltage on the OUTP and OUTN pins proportional to the input voltage. For input voltages in the range from $V_{FSR, MIN}$ to $V_{FSR, MAX}$, the device has a linear response with an output voltage equal to:

$$(V_{OUTP} - V_{OUTN}) = 2 \times V_{IN} = 2 \times (V_{HVIN} / [\text{resistive divider ratio}] - V_{SNSN}) \quad (1)$$

At zero input, both pins output the same common-mode output voltage V_{CMout} , as specified in the [Electrical Characteristics](#) table. For absolute input voltages greater than $|V_{FSR}|$ but less than $|V_{Clipping}|$, the differential output voltage continues to increase in magnitude, but with reduced linearity performance. The outputs saturate at a differential output voltage of $V_{CLIPout}$, as shown in [Figure 7-2](#), if the input voltage exceeds the $V_{Clipping}$ value.




Figure 7-2. Input to Output Transfer Curve of the AMC0381D-Q1

The AMC0381D-Q1 output offers a fail-safe feature that simplifies diagnostics on a system level. [Figure 7-2](#) shows the behavior in fail-safe mode, in which the AMC0381D-Q1 outputs a negative differential output voltage that does not occur under normal operating conditions. The fail-safe output is active:

- When the high-side supply VDD1 of the AMC0381D-Q1 device is missing
- When the high-side supply VDD1 falls below the undervoltage threshold $V_{DD1_{UV}}$

Use the maximum $V_{FAILSAFE}$ voltage specified in the [Electrical Characteristics](#) table as a reference value for fail-safe detection on a system level.

7.4 Device Functional Modes

The AMC0381D-Q1 operates in one of the following states:

- Off-state: The low-side supply (VDD2) is below the $VDD2_{UV}$ threshold. The device is not responsive. OUTP and OUTN are in Hi-Z state. Internally, OUTP and OUTN are clamped to VDD2 and GND2 by ESD protection diodes.
- Missing high-side supply: The low-side of the device (VDD2) is supplied and within recommended operating conditions. The high-side supply (VDD1) is below the $VDD1_{UV}$ threshold. The device outputs the $V_{FAILSAFE}$ voltage.
- Analog input overrange (positive full-scale input): VDD1 and VDD2 are within recommended operating conditions but the analog input voltage V_{IN} is above the maximum clipping voltage $V_{Clipping, MAX}$. The device outputs positive $V_{CLIPout}$.
- Analog input underrange (negative full-scale input): VDD1 and VDD2 are within recommended operating conditions but the analog input voltage V_{IN} is below the minimum clipping voltage $V_{Clipping, MIN}$. The device outputs negative $V_{CLIPout}$.
- Normal operation: VDD1, VDD2, and V_{IN} are within the recommended operating conditions. The device outputs a differential voltage that is proportional to the input voltage.

Table 7-1 lists the operating modes.

Table 7-1. Device Operational Modes

OPERATING CONDITION	VDD1	VDD2	V_{IN}	DEVICE RESPONSE
Off	Don't care	$VDD2 < VDD2_{UV}$	Don't care	OUTP and OUTN are in Hi-Z state. Internally, OUTP and OUTN are clamped to VDD2 and GND2 by ESD protection diodes.
Missing high-side supply	$VDD1 < VDD1_{UV}$	Valid ⁽¹⁾	Don't care	The device outputs the $V_{FAILSAFE}$ voltage.
Input overrange	Valid ⁽¹⁾	Valid ⁽¹⁾	$V_{IN} > V_{Clipping, MAX}$	The device outputs positive $V_{CLIPout}$.
Input underrange	Valid ⁽¹⁾	Valid ⁽¹⁾	$V_{IN} < V_{Clipping, MIN}$	The device outputs negative $V_{CLIPout}$.
Normal operation	Valid ⁽¹⁾	Valid ⁽¹⁾	Valid ⁽¹⁾	The device outputs a differential voltage that is proportional to the input voltage.

(1) *Valid* denotes operation within the recommended operating conditions.

8.2.1 Design Requirements

Table 8-1 lists the parameters for this typical application.

Table 8-1. Design Requirements

PARAMETER	VALUE
DC bus voltage	960V (maximum)
High-side supply voltage	5V
Low-side supply voltage	3.3V

8.2.2 Detailed Design Procedure

In this design example the maximum DC bus voltage is 960V. For best measurement resolution, select a device from the AMC0381D-Q1 family with a linear input range that closest matches the peak input voltage. The AMC0381D-Q110-Q1 supports a linear input range of 1000V and is a good fit for the application. Connect HVIN directly to DC (+) and GND1 to DC (-); see Figure 1-1 .

8.2.2.1 Input Filter Design

Connect a filter capacitor to the SNSP pin to improve signal-to-noise performance of the signal path. Input noise with a frequency close to the $\Delta\Sigma$ modulator sampling frequency (typically 10MHz) is folded back into the low-frequency range by the modulator. The purpose of the RC filter is to attenuate high-frequency noise below the desired noise level of the measurement. In practice, a cutoff frequency that is two orders of magnitude lower than the modulator frequency yields good results.

The cutoff frequency of the input filter is determined by the internal sensing resistor R2 and the external filter capacitor C5. The cutoff frequency is calculated as $1 / (2 \times \pi \times R2 \times C5)$.




Figure 8-2. Input Filter

8.2.2.2 Differential to Single-Ended Output Conversion

Many systems use ADCs with single-ended inputs that cannot connect directly to the differential output of the AMC0381D-Q1. [Figure 8-3](#) shows a circuit for converting the differential output signal into a single-ended signal in front of the ADC. For $R1 = R3$ and $R2 = R4$, the output voltage equals $(R2 / R1) \times (V_{OUTP} - V_{OUTN}) + V_{REF}$. For $C1 = C2$ the bandwidth of the filter becomes $1 / (2 \times \pi \times C1 \times R1)$. Configure the bandwidth of the filter to match the bandwidth requirement of the system. For best linearity, use capacitors with low voltage coefficients (such as NP0-type capacitors). For most applications, $R1 = R2 = R3 = R4 = 3.3k\Omega$ and $C1 = C2 = 330pF$ yield good performance.




Figure 8-3. Connecting the AMC0381D-Q1 Output to a Single-Ended Input ADC

The following reference guides provide further information on the general procedure to design the filtering and driving stages of SAR ADCs. These reference guides are available for download at www.ti.com.

- [18-Bit, 1MSPS Data Acquisition Block \(DAQ\) Optimized for Lowest Distortion and Noise reference guide](#)
- [18-Bit Data Acquisition Block \(DAQ\) Optimized for Lowest Power reference guide](#)

8.2.3 Application Curve

[Figure 8-4](#) shows the typical full-scale step response of the AMC0381D-Q1.




Figure 8-4. Step Response of the AMC0381D-Q1

8.3 Best Design Practices

Avoid any kind of leakage current between the HVIN and SNSP pin. Leakage current potentially introduces significant measurement error. See the [Layout Example](#) for layout recommendations.

8.4 Power Supply Recommendations

In a typical application, the high-side power supply (VDD1) for the AMC0381D-Q1 is generated from the low-side supply (VDD2) by an isolated DC/DC converter. A low-cost option is based on the push-pull driver [SN6501-Q1](#) and a transformer that supports the desired isolation voltage ratings.

The AMC0381D-Q1 does not require any specific power-up sequencing. The high-side power supply (VDD1) is decoupled with a low-ESR, 100nF capacitor (C1) parallel to a low-ESR, 1μF capacitor (C2). The low-side power supply (VDD2) is equally decoupled with a low-ESR, 100nF capacitor (C3) parallel to a low-ESR, 1μF capacitor (C4). Place all four capacitors (C1, C2, C3, and C4) as close to the device as possible. [Figure 8-5](#) shows a decoupling diagram for the AMC0381D-Q1.




Figure 8-5. Decoupling of the AMC0381D-Q1

Verify capacitors provide adequate *effective* capacitance under the applicable DC bias conditions experienced in the application. Multilayer ceramic capacitors (MLCC) typically exhibit only a fraction of the nominal capacitance under real-world conditions. Consider this factor when selecting these capacitors. This issue is especially acute in low-profile capacitors, where the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.

8.5 Layout

8.5.1 Layout Guidelines

The [Layout Example](#) section details a layout recommendation with the critical placement of the decoupling capacitors (as close as possible to the AMC0381D-Q1 supply pins). This example also depicts the placement of other components required by the device.

8.5.2 Layout Example




Figure 8-6. Recommended Layout of the AMC0381D-Q1

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Isolation Glossary application note](#)
- Texas Instruments, [Semiconductor and IC Package Thermal Metrics application note](#)
- Texas Instruments, [ISO72x Digital Isolator Magnetic-Field Immunity application note](#)
- Texas Instruments, [Isolated Amplifier Voltage Sensing Excel Calculator design tool](#)

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (October 2024) to Revision A (September 2025)	Page
• Changed document status from <i>Advance Information</i> to <i>Production Data</i>	1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
PAMC0381D10QDFXRQ1	Active	Preproduction	SSOP (DFX) 15	750 LARGE T&R	-	Call TI	Call TI	-40 to 125	
PAMC0381D10QDFXRQ1.A	Active	Preproduction	SSOP (DFX) 15	750 LARGE T&R	-	Call TI	Call TI	See PAMC0381D10QDFXRQ	
PAMC0381D10QDFXRQ1.B	Active	Preproduction	SSOP (DFX) 15	750 LARGE T&R	-	Call TI	Call TI	See PAMC0381D10QDFXRQ	

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



4229682/A 05/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.

EXAMPLE BOARD LAYOUT

DFX0015A

SSOP - 3.55 mm max height

SMALL OUTLINE PACKAGE



4229682/A 05/2023

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

DFX0015A

SSOP - 3.55 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 8X

4229682/A 05/2023

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated