- Inputs Are TTL-Voltage Compatible
- Flow-Through Architecture Optimizes
 PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC[™] (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description

These devices contain a single 8-input NAND gate and perform the following Boolean functions in positive logic:


$$Y = \overline{A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H}$$
 or $Y = \overline{A + B + C + D + E + F + G + H}$

The 54ACT11030 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11030 is characterized for operation from -40°C to 85°C.


FUNCTION TABLE

INPUTS A THRU H	OUTPUT Y
All inputs H	L
One or more inputs L	Н

54ACT11030 . . . J PACKAGE 74ACT11030 . . . D OR N PACKAGE (TOP VIEW)




54ACT11030 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.



54ACT11030, 74ACT11030 8-INPUT POSITIVE-NAND GATES

SCLS050 - MARCH 1987 - REVISED APRIL 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	\dots -0.5 V to 6 V
Input voltage range, V _I (see Note 1)	V to V_{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	V to V_{CC} + 0.5 V
Input clamp current, $I_{ K }$ ($V_{ I } < 0$ or $V_{ I } > V_{CC}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	$\dots \dots \pm 50 \text{ mA}$
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	$\dots \dots \pm 50 \text{ mA}$
Continuous current through V _{CC} or GND	$\dots \pm 100 \ mA$
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions

		54ACT	11030	74ACT	UNIT	
		MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	V
VO	Output voltage	0	VCC	0	VCC	V
ІОН	High-level output current		-24		-24	mA
l _{OL}	Low-level output current		24		24	mA
Δt/Δν	Input transition rise or fall rate	0	10	0	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

SCLS050 - MARCH 1987 - REVISED APRIL 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T,	д = 25°C	;	54ACT	11030	74ACT	11030	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	I _{OH} = – 50 μA	4.5 V	4.4			4.4		4.4		
	ΙΟΗ = – 50 μΑ	5.5 V	5.4			5.4		5.4		
\/a	lou - 24 mA	4.5 V	3.94			3.7		3.8		V
VOH	I _{OH} = -24 mA	5.5 V	4.94			4.7		4.8		V
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85				
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85		
	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	
	ΙΟΣ = 30 μΑ	5.5 V			0.1		0.1		0.1	
\/a:	I _{OL} = 24 mA	4.5 V			0.36		0.5		0.44	V
VOL		5.5 V			0.36		0.5		0.44	V
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65			
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V							1.65	
lį	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80		40	μΑ
∆l _{CC} ‡	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			0.9		1		1	mA
Ci	$V_I = V_{CC}$ or GND	5 V		3.5						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	T,	Δ = 25°C	;	54ACT	11030	74ACT	11030	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	A thru L	Υ	1.5	5.4	8.1	1.5	8.8	1.5	8.5	no
^t PHL	A thru H		1.5	5.9	7.8	1.5	9.3	1.5	8.7	ns

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per gate	$C_L = 50 \text{ pF}, \qquad f = 1 \text{ MHz}$	41	pF

[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ACT11030DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025



*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	74ACT11030DR	SOIC	D	14	2500	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
74ACT11030N	N	PDIP	14	25	506	13.97	11230	4.32
74ACT11030N	N	PDIP	14	25	506	13.97	11230	4.32
74ACT11030N.A	N	PDIP	14	25	506	13.97	11230	4.32
74ACT11030N.A	N	PDIP	14	25	506	13.97	11230	4.32

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated