




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: TIDA-01576_ADS8686S_ISO_Interface Rev: Not In Version Control		
LAYER NAME = Top Overlay	TID #: 01576		
PLOT NAME = Top Overlay	GENERATED : 4/6/2020 3:41:38 PM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #:	TIDA-01576_	ADS8346	ISO_	Interf	REV: Not In Version Control
LAYER NAME = Top Solder	TID #:	01576				
PLOT NAME =Top Solder Mask	GENERATED	: 4/6/2020	3: 41: 40 PM	TEXAS INSTRUMENTS		




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: TIDA-01576_	ADS8846_	ISO_Interf	Rev: Not In Version Control
LAYER NAME = Top Layer	TID #: 01576			
PLOT NAME = Top Layer	GENERATED : 4/6/2020 3:41:41 PM	TEXAS INSTRUMENTS		




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #:	TIDA-01576_	ADS8345_ISO_Interf	DATE: 4/6/2020	REV: Not In VersionControl
LAYER NAME = UCC	TID #:	01576			
PLOT NAME = UCC Layer	GENERATED	: 4/6/2020	3: 41: 43 PM	TEXAS INSTRUMENTS	




ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #:	TIDA-01576_	ADS8345_ISO_Inter\$	REV: Not In VersionControl
LAYER NAME = GND	TID #:	01576		
PLOT NAME =GND Layer	GENERATED	: 4/6/2020	3: 41: 45 PM	TEXAS INSTRUMENTS



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #:	TIDA-01576_	ADS8846_ISO_Interfacing	REV: Not In Version Control
LAYER NAME = Bottom Layer	TID #:	01576		
PLOT NAME =Bottom Layer	GENERATED	: 4/6/2020	3:41:47 PM	TEXAS INSTRUMENTS



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #:	TIDA-01576_	ADS8345	ISO_	Interfacing	REV: Not In Version Control
LAYER NAME = Bottom Solder	TID #:	01576				
PLOT NAME =Bottom Solder Mask	GENERATED	: 4/6/2020	3:41:48 PM	TEXAS INSTRUMENTS		



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #:	TIDA-01576_	ADS8846	ISO_	Interf	Rev: Not In Version Control
LAYER NAME = Bottom Overlay	TID #:	01576				
PLOT NAME =Bottom Overlay	GENERATED	: 4/6/2020	3:41:50 PM	TEXAS INSTRUMENTS		




ALL VIAS ARE TENTED EXCEPT THERMAL VIAS
THIS IS NOT AN IMPEDENCE CONTROLLED BOARD

Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.40mil	3.5	
3	Top Layer	Copper	1.40mil		
4	Dielectric 1	FR-4 High Tg	8.00mil	4.2	
5	UCC	Copper	1.40mil		
6	Dielectric2	FR-4 High Tg	40.00mil	4.8	
7	GND	Copper	1.40mil		
8	Dielectric3	FR-4 High Tg	8.00mil	4.8	
9	Bottom Layer	Copper	1.40mil		
10	Bottom Solder	Solder Resist	0.40mil	3.5	
11	Bottom Overlay				

The figure displays a scatter plot of 1000 data points in a two-dimensional space. The points are colored red and blue, representing two different classes or categories. The distribution is highly non-linear and complex, with points forming various clusters and patterns. The plot is enclosed in a black rectangular frame.

FAB NOTES:

1. CORE THICKNESS BETWEEN LAYER VCC AND GND SHOULD BE 40 MIL(01 MM).

Symbol	Quantity	Finished Hole Size	Plated	Hole Type	Drill Layer Pair	Hole Tolerance
	19	7.87mil (0.200mm)	PTH	Round	Top Layer - Bottom Layer	
	348	12.00mil (0.305mm)	PTH	Round	Top Layer - Bottom Layer	
	20	17.72mil (0.450mm)	PTH	Round	Top Layer - Bottom Layer	
	2	32.00mil (0.813mm)	PTH	Round	Top Layer - Bottom Layer	
	2	40.00mil (1.016mm)	NPTH	Round	Top Layer - Bottom Layer	
	20	40.00mil (1.016mm)	PTH	Round	Top Layer - Bottom Layer	
	2	40.16mil (1.020mm)	NPTH	Round	Top Layer - Bottom Layer	
	8	43.31mil (1.100mm)	PTH	Round	Top Layer - Bottom Layer	
	1	60.00mil (1.524mm)	NPTH	Slot	Top Layer - Bottom Layer	
	8	125.00mil (3.175mm)	PTH	Round	Top Layer - Bottom Layer	
	4	173.23mil (4.400mm)	NPTH	Round	Top Layer - Bottom Layer	
	434 Total					

Slot definitions : Routed Path Length = Calculated from tool start centre position to tool end centre position
Hole Length = Routed Path Length + Tool Size = Slot length as defined in the PCB layout

Drill tolerance:
For 7.87 mil vias+0/-7.87mil
For 12 mil vias+0/-12mil
For PTH +/-3mil
For NPTH +/-2mil

DESIGN INFORMATION	
MIN. TRACK WIDTH:	<u>8</u> MIL
MIN. CLEARANCE:	<u>6</u> MIL
MIN. VIA PAD SIZE:	<u>24</u> MIL
MINIMUM ANNULAR RING	5.8MIL EXTERNAL
PER IPC-D-275 CLASS 2 LEVEL C	
REGISTRATION TOLERANCES: METAL +/-	<u>5</u> MIL, HOLES +/- <u>2</u> MIL
HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/-	<u>2</u> MIL

MATERIAL:

☐ FR-408 ☒ FR-4 High Tg ☐ OTHER _____

THICKNESS: ☒ 62 MIL (1.6mm) +/-10% ☐ OTHER _____

TOLERANCE: ☒ ANSI IPC-6012 TYPE 3 CLASS 2
☐ OTHER +/- _____

BOW & TWIST: ☒ ANSI IPC-6012 TYPE 3 CLASS 2
☐ OTHER +/- _____

DRILLING:

REFERENCE: ☒ AS SHOWN ☒ NC_DRILL FILES

PTH COPPER THICKNESS: ☒ 20-30 um ☐ OTHER _____

BOARD FINISH:

SILKSCREEN: ☒ TOP ☒ BOTTOM

SILKSCREEN COLOR: ☒ WHITE ☐ OTHER _____

SOLDER RESIST COLOR: ☒ GREEN ☐ OTHER _____
☒ MATTE ☐ SEMI-GLOSS

SURFACE FINISH: ☒ IMMERSION GOLD (ENIG) ☐ ENIG
☐ IMM. TIN/SILVER OR EQUIV ☐ OTHER _____

ARRAY/PANEL: ☒ CUT AND TRIM PER M1 BOARD OUTLINE
☐ N.C. ROUTE ☐ V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:
☒ ANSI IPC-A-600F CLASS -> ☐ 1 ☒ 2 ☐ 3
☒ RoHS ☐ OTHER _____ PER ORDER _____

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:

MICROSECTION: ☐ YES

BARE BOARD ELEC. TEST: ☐ NONE ☒ REQUIRED ☐ PER ORDER



PROJECT TITLE: TIDA-01576_ADS8686S_ISO_Interface
DESIGNED FOR: Public Release
FILE NAME: TIDA-01576_ADS8686S_ISO_Interface.PcbDoc

ENGINEER:	LAYOUT BY:
SREENIVASA KALLIKUPPA	Avinash
SCALE: 1.12	ALTUM DESIGNER VERSION:
	18.1.9.240



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #:	TIDA-01576_	ADS8345	ISO_	Inter\$	REV: Not In VersionControl
LAYER NAME =	TID #:	01576				
PLOT NAME =Board Dimensions	GENERATED	: 4/6/2020	3:41:57 PM	TEXAS INSTRUMENTS		