

| | | | |
|-----|--|------------|--------|
| REV | DESCRIPTION | DATE | Author |
| A | INITIAL CAPTURE | 06/19/2019 | BMc |
| B | Increase "letter Rev" designator for any net or component changes that impact netlist. | 06/06/2017 | JAC |
| B1 | BETA-1 (Minor text or note updates designated w/ -#) | 06/13/2017 | JAC |
| C | APPROVED for PCB layout design | 09/08/2017 | JAC |
| 1.0 | Released SCH & PCB | 02/20/2018 | BMc |
| 1.1 | Minor SCH/BOM changes tthat don't impact PCB routing (i.e. no blue-wire mods). | 02/28/2018 | BMc |
| 2.0 | Major PCB/SCH/BOM changes tthat impact netlist & PCB routing (i.e. blue-wire mods). | 03/28/2018 | BMc |

Needs updating:
Table of Contents
Title Block (all SCH pgs need updating)
Rev History

*** DISCLAIMER ***

The SoC Reference Design Study provides SCH & PCB source files that can be used as a good starting point for new designs. Please be aware that the SCH & PCB are NOT 100% complete for implementing an End Product. An End Product's feature set will define additional required signaling and SoC interfaces. As a result, a majority of signals in this SCH are "single-pin" / "unconnected" nets.

The SoC's schematic symbol has been organized based upon each ball's "primary signaling interface". For End Products, unused primary interface signals can then be re-defined by SoC's internal muxmode controll (see Data Manual for details) to use "alternate functions" (i.e. GPIOs) to support other key system needs (i.e. interrupts, debug, etc.).

- Primary objectives of this Ref Design are to demonstrate:
- 1. 100% signal & power breakout routing of SoC using recommended PCB design rules & strategies.
 - 2. Key high-speed signals with controlled impedance PCB routing (i.e. DDR & SERDES).
 - 3. Power Distribution Network (PDN) with the following:
 - a) Recommended SoC power solution components (2nd stage) showing preferred SoC voltage domain to power resource mapping.
 - b) Optimized decoupling capacitor scheme per key power rail using only automotive qualified caps to meet SoC recommended power integrity (PI) parameters based on this specific PCB design (stack-up, placement, routing, via types, etc).
 - c.) A typical 1st stage power conversion interfaced directly to input battery has been captured as an example. An end product's 1st stage power conversion components may need to be different.

Sheet # - Name

- 01 - TITLE PAGE
- 02 - REV HISTORY
- 03 - SYSTEM BLOCK DGM
- 04 - PDN BLOCK DGM
- 05 - I2C TREE
- 06 - I2C ADDR TABLE
- 07 - SOC GPIO TABLE
- 08 - SOC MLB, CSI & DSI IF
- 09 - SOC SERDES IF
- 10 - SOC MMC & UFS IF
- 11 - SOC EMIF & LPDDR4
- 12 - SOC MCU FLASH
- 13 - FLASH OSPI
- 14 - SOC MCU & MAIN GEN IO, OSC
- 15 - SOC GENERAL & USB
- 16 - MCU_RGMII & ADC, MAIN_RGMII
- 17 - SOC PRG1 & PRG2
- 18 - SOC ANALOG POWER 1
- 19 - SOC DIGITAL POWER 2
- 20 - SOC DIGITAL POWER 3
- 21 - SOC GND
- 22 - PDN PMIC A
- 23 - PDN PMIC B
- 24 - PDN LOAD SWITCHES
- 25 - SoM to COM_PROC SERDES CONN
- 26 - SoM to COM_PROC PRM CONN 1
- 27 - SoM to COM_PROC PRM CONN 2
- 28 - USB MEDIA
- 29 - DISPLAY PORT INTERFACE
- 30 - DSI-FPD LINK
- 31 - ENET/CAN/BOOT
- 32 - EME eMMC
- 33 - CSI2 CAMERA
- 34 - POWER LM5175
- 35 - POWER LM5141
- 36 - PDN MISC BOOST BUCK CNVTRS

TEXAS INSTRUMENTS INCORPORATED

Title: DRA76xP/DRA77xP/TDA2Px-ACD REFERENCE DESIGN STUDY

Page Contents: TITLE PAGE

| | | |
|------------------------------|---------------------|----------|
| Size: C | DOC NO: TIDEP-01020 | REV: 1.0 |
| Date: Tuesday, June 16, 2020 | Sheet 1 | of 36 |


REVISION HISTORY

| REV # | DATE | DESCRIPTION OF CHANGES | AUTHOR | |
|-------|--------------|---|--------------------|--|
| 1.0 | 16 June 2020 | Initial release of DRA829x/TDA4VMx reference design. Drafted from EVM SoM SCH rev E5 - E7 with additional new pages added as needed. | TI EVM Design Team | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |

REVISION SCHEME

| | | | |
|-----|---|------------|-----|
| 1.0 | Released SCH & PCB | 02/20/2018 | BMc |
| 1.1 | Minor SCH/BOM changes tthat don't impact PCB routing (i.e. no blue-wire mods). | 02/28/2018 | BMc |
| 2.0 | Major PCB/SCH/BOM changes tthat impact netlist & PCB routing (i.e. blue-wire mods). | 03/28/2018 | BMc |

Project :
J7 EVM



Title
REVISION HISTORY

Size
C


TIDEP-01020

Date: Tuesday, June 16, 2020

Rev
E5


Sheet 2 of 36

Preliminary

| | | | |
|-------------------------|---|---|-----------|
| Project : J7 EVM |  | Title BLOCK DIAGRAM | |
| | | Size C | Rev E5 |
| | | Date: Tuesday, June 16, 2020 Sheet 3 of 36 | |


Preliminary

SoM I2C TREE DIAGRAM

| | | | |
|-------------------------|---|-------------------------------|-----------|
| Project : J7 EVM |  | Title SoM I2C TREE DIAGRAM | |
| | | Size C | Rev ES |
| | | Date: Tuesday, June 16, 2020 | |
| | | Sheet 5 of 36 | |


Preliminary

SoM I2C ADDRESS TABLE

| | | | |
|---------------------|---|---|-----------|
| Project : J7 EVM |  | Title SoM I2C TREE DIAGRAM | |
| | | Size C | Rev E5 |
| | | Date: Tuesday, June 16, 2020 Sheet 6 of 36 | |

Preliminary

GPIO MAPPING TABLE

| | | | | | |
|-------------------------|---|-----------------------------|------------|---|-----|
| Project : J7 EVM |  | Title | | | |
| | | GPIO MAPPING TABLE | | | |
| | | Size | TIDP-01020 | | Rev |
| | | C | | | E5 |
| | | Date: Friday, June 12, 2020 | Sheet | 7 | of |

U0L

MLB

PerOp:VDDA_MLB

J721E_SRI_0

#in Max:v0.13.2 Mailout:v0181212

DRA829 DW vC

MLB0_MLBCK_P

MLB0_MLBCK_N

MLB0_MLBQ_P

MLB0_MLBQ_N

MLB0_MLBSIG_P

MLB0_MLBSIG_N

AD2

AD3

AD3

AD1

AD1

MLB0_MLBCK_P

MLB0_MLBCK_N

MLB0_MLBQ_P

MLB0_MLBQ_N

MLB0_MLBSIG_P

MLB0_MLBSIG_N

R209

100E-15s

0201

MLB0_MLBCK_P

MLB0_MLBCK_N

MLB0_MLBQ_P

MLB0_MLBQ_N

R215

100E-15s

0201

MLB0_MLBQ_P

MLB0_MLBQ_N

MLB0_MLBSIG_P

MLB0_MLBSIG_N

R217

100E-15s

0201

MLB0_MLBSIG_P

MLB0_MLBSIG_N

DSI-TX

Pin0p:VDDA_IP8_DSI1X

J721& SMI-0

Pin Max:v0.13.2 Hallout:v20181212

DR&829 SM VC

DSI_TXCLKP
DSI_TXCLKN
DSI_TXP0
DSI_TXN0
DSI_TXP1
DSI_TXN1
DSI_TXP2
DSI_TXN2
DSI_TXP3
DSI_TXN3
DSI_TXRCLALB
DSI_ATB_0_H
DSI_ATB_1_N

E10
C12
C13
A14
B15
A15
B14
F12
G9
F10

DSI0_TXCLK_P 30
DSI0_TXCLK_N 30
DSI0_TXP_0 30
DSI0_TXN_0 30
DSI0_TXP_1 30
DSI0_TXN_1 30
DSI0_TXP_2 30
DSI0_TXN_2 30
DSI0_TXP_3 30
DSI0_TXN_3 30
DSI0_TXRCLALB 30
DSI0_ATB_0_H 30
DSI0_ATB_1_N 30


Note: ATB pins to be left unconnected

R237
50K 0.1%
0402

GND

[illegible]

SERDES




Preliminary




| | | | | | | |
|-----------|--------|-----------------------|-------------------|--|------------------|---------|
| Project : | J7 EVM | | Texas Instruments | | Title | |
| | | | | | SERDES_INTERFACE | |
| | | | | | Size | Rev |
| | | C | TIDEP-01020 | | | E5 |
| Date: | | Friday, June 12, 2020 | | | Sheet | 9 of 36 |

MMC Interface




Preliminary


UFS Interface




MCU FLASH




J721E_181212



| | | | |
|-------------------------|---|-----------------------------|-----------|
| Project : J7 EVM |  | Title SOC_OSPi | |
| | | Size C | Rev ES |
| | | Date: Friday, June 12, 2020 | |
| | | Sheet 12 | of 36 |

OSPI FLASH




| | | | | |
|-------------------------|---|--------------------------------------|--|----------------|
| Project : J7 EVM |  | Title OSPIFLASHHYPERFLASHHYPERRAM | | |
| | | Size TIDEP-0120 | | Rev |
| | | C | | E5 |
| | | Date: Friday, June 12, 2020 | | Sheet 13 of 36 |


MCU & MAIN GENERAL IO, OSC CLKS




OSC



CLKS

| | | | | | |
|-------------------------|--|----------------------------------|--|--|----------------|
| Project : J7 EVM |  TEXAS INSTRUMENTS | Title SOC_GENERAL&MCU_GENERAL | | | |
| | | Size TIDEP-01020 | | | Rev E5 |
| | | Date: Friday, June 12, 2020 | | | Sheet 14 of 36 |
| | | | | | |

USB



Note: Recommended VBUS circuit for USB connector. Supports 5V-30V VBUS

USB1_VBUS_S0C 16.5K 1% R170 3.4K 1% R171 USB1_VBUS_CONN 28

R169 10K 1% 0402 DGND


D1 BZX84C6V8LT1G DGND

Note: Recommended VBUS circuit for embedded Hub


USB1_VBUS_S0C 9.09K 1% R4 USB1_VBUS 28

R1 10K 1% 0402 DGND

MCU_RGMII



MCU ADCs



Preliminary

MAIN RGMII






Diagram illustrating the mapping of instructions to pipeline stages (1 to 10). The instructions are listed on the left, and the corresponding stage numbers are on the right.

| Instruction | Stage |
|---------------------------------|-------|
| MCASP2_ACLKX/SP0_D1 | 26 |
| VFEO_DATA12/PRG1_MDI00_MDC | 26 |
| VFEO_DATA11/PRG1_MDI00_MDO | 26 |
| MCASP2_ACLKX/PRG1_RGMII1_RD0 | 26 |
| MCASP2_AFSX/PRG1_RGMII1_RD1 | 26 |
| MCASP2_AKRX/PRG1_RGMII1_RD2 | 26 |
| PRG1_RGMII1_RD3 | 26 |
| MCASP2_ACLKX/PRG1_RGMII1_RX_CTL | 26 |
| C0000_6 | 27 |




ANALOG POWER 1




Note:

A few Dcaps shown here have been provisioned on PCB layout underneath SoC at individual power ball vias & around perimeter in case additional high-freq decoupling might be needed.


Some Dcaps may be shown as "Do Not Install" (DNI) components if Power Integrity (PI) simulation results for a particular power rail on this EVM PCB design combined with Dcap scheme (value, pkg type, ESL, Loop-Inductance, etc.) results in an impedance response below or equal to the desired target impedance (Z_t).

| | | | | |
|-------------------------|---|-----------------------------|----------------|-----|
| Project : J7 EVM |  | Title SOC POWER 1 | | |
| | | Size | TIDEP-01020 | Rev |
| | | C | | E5 |
| | | Date: Friday, June 12, 2020 | Sheet 18 of 36 | |

DIGITAL POWER 2



Preliminary




Note:

A few Dcaps shown here have been provisioned on PCB layout underneath SoC at individual power ball vias & around perimeter in case additional high-freq decoupling might be needed.

Some Dcaps may be shown as "Do Not Install" (DNI) components if Power Integrity (PI) simulation results for a particular power rail on this EVM PCB design combined with Dcap scheme (value, pkg type, ESL, Loop-Inductance, etc.) results in an impedance response below or equal to the desired target impedance (Zt).

| | | | |
|-------------------------|--|-----------------------------|----------------|
| Project : J7 EVM | | Title SOC POWER 2 | |
| | | Size C | TIDEP-01020 |
| | | Date: Friday, June 12, 2020 | Sheet 19 of 36 |


DIGITAL POWER 3




Note:

A few Dcaps shown here have been provisioned on PCB layout underneath SoC at individual power ball vias & around perimeter in case additional high-freq decoupling might be needed.

Some Dcaps may be shown as "Do Not Install" (DNI) components if Power Integrity (PI) simulation results for a particular power rail on this EVM PCB design combined with Dcap scheme (value, pkg type, ESL, Loop-Inductance, etc.) results in an impedance response below or equal to the desired target impedance (Zt).

| | | | | | |
|-------------------------|---|----------------------|-----------------------|--|----------------|
| Project : J7 EVM |  | Title SOC POWER 3 | | | |
| | | Size | TIDEP-01/020 | | Rev |
| | | C | | | E5 |
| | | Date: | Friday, June 12, 2020 | | Sheet 20 of 36 |

SOC GROUND



Preliminary


PMIC- A

***PCB Notes:**
For multi-phase Buck converter configs, route remote sense feedback as follows:

1. Pseudo differential pair traces on same layer & next to primarily power plane segment. Avoid routing near to any noisy/switching signals.
2. Connect each trace, as close as possible, to power & Gnd vias or across Dcap in middle of SOC power ball group.
3. Trace widths = 4-8mil & separation distance = 8-50mil, try to keep traces near each other as best as possible while

For single-phase Buck converters, route remote sense feedback as follows:


1. Single-ended traces on same layer & next to primarily power plane segment as best as possible. Avoid routing near to any noisy/switching signals.
2. Connect each trace, as close as possible, to a power via near in middle of SOC power ball group.
3. Trace widths = 4-8mil"




PMIC-A uses default I2C ADDR:
0x48, 0x49, 0x4A & 0x4B

PMIC-A, GPIO8 can be used either for "Watch Dog Disable" (high) or Low Freq (32kHz) PMIC generated clk for SoC instead of local 32kHz crystal osc. If using same PMIC-A NVM as J7ES EVM, then GPIO8's default function is Watch Dog Disable. For system supporting Functional Safety, normal operation would install a pull-down resistor to keep PMIC Watch Dog Timer functionality enabled. Alternatively, a pull-up resistor could be installed if product is in development &/or debug and Functional Safety features are not needed.

PMIC-A, GPIO10 has net PMIC_PWR_EN1 connecting to SoC MCU through series R to allow PMIC power resource control during debug if needed via emualtor.

| | | | | | |
|-------------------------|---|------------------------------|--|----------------|-----|
| Project : J7 EVM |  | Title POWER SUPPLY I | | | |
| | | Size TIDEP-01020 | | | Rev |
| | | C | | | E5 |
| | | Date: Tuesday, June 16, 2020 | | Sheet 22 of 36 | |

PMIC - B



PCB Note:
For multi-phase Buck converter configs, route remote sense feedback as follows:

1. Pseudo differential pair traces on same layer & next to primarily power plane segment. Avoid routing near to any noisy/switching signals.
2. Connect each trace, as close as possible, to power & Gnd vias or across Dcap in middle of SOC power ball group.
3. Trace widths = 4-8mil & separation distance = 8-50mil, try to keep traces near each other as best as possible while

SCH Note:
1. For


1. For 3 & 4 phase Buck converter configs, the unused feedback sense inputs on Buck 3 & 4 can be optionally re-assigned to provide additional "external voltage monitoring" for functional safety coverage, see PMIC data sheet for details.

PCB Note:
For info



For single-phase Buck converters, route remote sense feedback as follows:

1. Single-ended traces on same layer & next to primarily power plane segment as best as possible. Avoid routing near to any noisy/switching signals.
2. Connect each trace, as close as possible, to a power via near in middle of SOC power ball group.
3. Trace widths = 4-8mil"


PMIC-B uses NVM to set I2C ADDR:
0x4C, 0x4D, 0x4E & 0x4F

| | | | | |
|-------------------------|--|------------------------------|-------------|----------------|
| Project : J7 EVM |  TEXAS INSTRUMENTS | Title POWER SUPPLY 2 | | |
| | | Size | TIDEP-01020 | Rev |
| | | C | | E5 |
| | | Date: Tuesday, June 16, 2020 | | Sheet 23 of 36 |


LOAD SWITCHES




SOM to COMM PROC SERDES CONNECTORS




SOM to COMM PROC PRIMARY CONN #1



SOM to COMM PROC PRIMARY CONN #2




DISPLAY PORT INTERFACE




```
Silkscreen: "DISPLAY
PORT CONN1"
```

PCB Note: Place the ESD diodes close to DISPLAY PORT CONN1

| | | | | |
|-------------------------|---|---------------------------------|-------------|----------------|
| Project : J7 EVM |  | Title DISPLAY PORT INTERFACE | | |
| | | Size | TIDEP-01020 | Rev |
| | | C | | E2A |
| | | Date: Friday, June 12, 2020 | | Sheet 29 of 36 |

"For this version FPD-Link III Interface (PDS90UB941ASRTDTQ1) supported"



ENET - DP83TC811/DP83TG720 (OPTION)

CAN WITH WAKEUP

TEXAS INSTRUMENTS INCORPORATED

<OrgAddr1>

<OrgAddr2>

Title: DRA7xx Amplifier

Page Contents: ENET/CAN/BOOT

Size: C DOC NO: TIDEP-01020 REV: A

Date: Friday, June 12, 2020 Sheet 31 of 36

[illegible]



[illegible]

Table 1: Title

| | | |
|-------------------------------|--|--|
| Title: DRA71x LCARD CPU Board | | |
|-------------------------------|--|--|

Table 2: Page Contents

| | | |
|---------------------------------|--|--|
| Page Contents: MEM eMMC/SD CARD | | |
|---------------------------------|--|--|

Table 3: Size, Doc No, Rev

| | | |
|---------|---------------------|--------|
| Size: C | DOC NO: TIDEP-01020 | REV: B |
|---------|---------------------|--------|

Table 4: Date, Sheet, of, Total

| | | | |
|-----------------------------|----------|----|----|
| Date: Friday, June 12, 2020 | Sheet 33 | of | 36 |
|-----------------------------|----------|----|----|

LQH3NP-Z100MLR
 M5S7541-104MLB


FAKRA
 WUT BROWN



0.1uF C3143 CAM_3_P 33
 49.9 R3134 0.047uF C3144 CAM_3_N 33

Page Contents: MEM eMMC/SD CARD
 Size: C DOC NO: TIDEP-01020 REV: B
 Date: Friday, June 12, 2020 Sheet 33 of 36

WUT BROKEN


FAKRA





TEXAS INSTRUMENTS INCORPORATED

| | | | |
|-------------------------------|---------------------|---------|----|
| Title: DRA71x LCARD CPU Board | | | |
| Page Contents: POWER LM5141 | | | |
| Size: C | DOC NO: TIDEP-01020 | REV: B1 | |
| Date: Friday, June 12, 2020 | Sheet 35 | of | 36 |



TEXAS INSTRUMENTS INCORPORATED

Title: DRA71x LCARD CPU Board

Page Contents: SECONDARY LDO'S/SWITCHES

Size: C DOC NO: TIDEP-01020 REV: B2

Date: Tuesday, June 16, 2020 Sheet 36 of 36

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated