

IO LINK/BREAKOUT BOARD

TMDS64DC01EVM/TMDS243DC01EVM

TABLE OF CONTENTS

PAGE	CONTENTS
1	TABLE OF CONTENTS
2	REVISION HISTORY
3	BLOCK DIAGRAM
4	HSE CONNECTOR
5	PRG SIGNALS
6	GPMC & PERIPHERAL COMMUNICATION SIGNALS
7	LED'S
8	IO LINK TRANCIEVER[1:4]
9	IO LINK TRANCIEVER[5:8]
10	SMART SWITCH
11	POWER AND ADC SECTION
12	HARDWARE SCHEMATIC

REV	A
VER	1.0

Designed for TI by Mistral Solutions Pvt Ltd



Title TABLE OF CONTENTS

Size	Variant Name = PROC102A(002) TMDS243DC01EVM	Rev
C		E1
Date:	Thursday, September 16, 2021	Sheet 1 of 12

REVISION HISTORY

REV #	VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
A	0.1	09-06-2021	Schmeatic Imported from REV E1	Mistral Design Team	RAKESH RAJDEV	AJIT MB
A	1.0	09-06-2021	Added Diode at Base of transistor for Voltage Spike Protection on TX line of IO Link PHY Changed Resistors R78 R79 R84 R85 R90 R91 R96 R97 to 240E Baselined	Mistral Design Team	RAKESH RAJDEV	AJIT MB


Designed for TI by Mistral Solutions Pvt Ltd



Title REV HISTORY

Size	Variant Name = PROC102A(002) TMDS243DC01EVM	Rev
C		E1
Date:	Wednesday, June 09, 2021	Sheet 2 of 12

BLOCK DIAGRAM



Designed for TI by Mistral Solutions Pvt Ltd







Title BLOCK DIAGRAM

Size Variant Name = PROC102A(002) TMDS243DC01EVM
C
Date: Thursday, October 22, 2020

Rev E1

Sheet 3 of 12

HSE CONNECTOR



Off Page Connections

PRG0_PRUIGP00
PRG0_PRUIGP01
PRG0_PRUIGP02
PRG0_PRUIGP03
PRG0_PRUIGP04
PRG0_PRUIGP05
PRG0_PRUIGP06
PRG0_PRUIGP07
PRG0_PRUIGP08

PRG0_PRUIGP011
PRG0_PRUIGP012
PRG0_PRUIGP013
PRG0_PRUIGP014
PRG0_PRUIGP015
PRG0_PRUIGP016
PRG0_PRUIGP017
PRG0_PRUIGP018
PRG0_PRUIGP019

PRG0_PRUIGP00
PRG0_PRUIGP01
PRG0_PRUIGP02
PRG0_PRUIGP03
PRG0_PRUIGP04
PRG0_PRUIGP05
PRG0_PRUIGP06

PRG0_PRUIGP08
PRG0_PRUIGP011
PRG0_PRUIGP012
PRG0_PRUIGP013
PRG0_PRUIGP014
PRG0_PRUIGP015
PRG0_PRUIGP016

GPMC0_AD0
GPMC0_AD1
GPMC0_AD2
GPMC0_AD3
GPMC0_AD4
GPMC0_AD5
GPMC0_AD6
GPMC0_AD7
GPMC0_AD8
GPMC0_AD9
GPMC0_AD10
GPMC0_AD11
GPMC0_AD12
GPMC0_AD13
GPMC0_AD14
GPMC0_AD15

GPMC0_CSn2
GPMC0_CSn3
GPMC0_CSn1
GPMC0_DIR

HSE_GPIO0_31
HSE_GPIO0_32
HSE_GPIO0_33
HSE_GPIO0_34
HSE_GPIO0_35
HSE_GPIO0_36
HSE_GPIO0_37
HSE_GPIO0_38
HSE_GPIO0_39
HSE_GPIO0_41

PRG0_MDIO0_MDIO
PRG0_MDIO0_MDC

HSE_MCAN0_TXUART4_RXD
HSE_MCAN0_RXUART4_TXD
HSE_MCAN1_TXI2C3_SCL
HSE_MCAN1_RXI2C3_SDA

SOC_SPI1_MISO
SOC_SPI1_CLK
SOC_SPI1_CS0
SOC_SPI1_CS1
SOC_SPI1_MOSI
MCU_RESET2
MCU_RESETSTAT2
MCU_PORz
PRG0_HSE_ETH2_CLK
PRG0_HSE_ETH1_CLK
PRG1_PRUIGP019
PRG1_PRUIGP018

Designed for TI by Mistral Solutions Pvt Ltd











Title HSE CONNECTOR

Size Variant Name = PROC102A(002) TMD5243DC01EVM

Date: Wednesday, September 28, 2021 Sheet 4 of 12

Rev E1

PRG SIGNALS



Off Page Connections



PRG0_PRU0GP00	PRG0_PRU0GP01
PRG0_PRU0GP01	PRG0_PRU0GP02
PRG0_PRU0GP02	PRG0_PRU0GP03
PRG0_PRU0GP03	PRG0_PRU0GP04
PRG0_PRU0GP04	PRG0_PRU0GP05
PRG0_PRU0GP05	PRG0_PRU0GP06
PRG0_PRU0GP06	PRG0_PRU0GP07
PRG0_PRU0GP08	PRG0_PRU0GP09
PRG0_PRU0GP09	PRG0_PRU0GP10
PRG0_PRU0GP10	PRG0_PRU0GP11
PRG0_PRU0GP11	PRG0_PRU0GP12
PRG0_PRU0GP12	PRG0_PRU0GP13
PRG0_PRU0GP13	PRG0_PRU0GP14
PRG0_PRU0GP14	PRG0_PRU0GP15
PRG0_PRU0GP15	PRG0_PRU0GP16
PRG0_PRU0GP16	PRG0_PRU0GP17
PRG0_PRU0GP18	PRG0_PRU0GP19
PRG0_PRU1GP00	PRG0_PRU1GP01
PRG0_PRU1GP01	PRG0_PRU1GP02
PRG0_PRU1GP02	PRG0_PRU1GP03
PRG0_PRU1GP03	PRG0_PRU1GP04
PRG0_PRU1GP04	PRG0_PRU1GP05
PRG0_PRU1GP06	PRG0_PRU1GP07
PRG0_PRU1GP08	PRG0_PRU1GP09
PRG0_PRU1GP10	PRG0_PRU1GP11
PRG0_PRU1GP12	PRG0_PRU1GP13
PRG0_PRU1GP14	PRG0_PRU1GP15
PRG0_PRU1GP16	PRG0_PRU1GP17
PRG0_PRU1GP18	PRG0_PRU1GP19
PRG0_MDI00_MDI0	PRG0_MDI00_MDC
PRG0_MDI00_MDC	PRG1_PRU1GP018
PRG1_PRU1GP018	PRG1_PRU1GP019
HSE_MCAN1_RXI2C3_SDA	HSE_MCAN1_TXI2C3_SCL
HSE_MCAN1_TXI2C3_SCL	HSE_MCAN0_RXUART4_RXD
HSE_MCAN0_RXUART4_RXD	HSE_MCAN0_RXUART4_TXD
RX_1	RX_2
RX_2	RX_3
RX_3	RX_4
RX_4	RX_5
RX_5	RX_6
RX_6	RX_7
RX_7	RX_8
TX_1	TX_2
TX_2	TX_3
TX_3	TX_4
TX_4	TX_5
TX_5	TX_6
TX_6	TX_7
TX_7	TX_8
EN_L+1	EN_L+1
EN_L+2	EN_L+2
EN_L+3	EN_L+3
EN_L+4	EN_L+4
EN_L+5	EN_L+5
EN_L+6	EN_L+6
EN_L+7	EN_L+7
EN_L+8	EN_L+8
EN_PHY_1	EN_PHY_1
EN_PHY_2	EN_PHY_2
EN_PHY_3	EN_PHY_3
EN_PHY_4	EN_PHY_4
EN_PHY_5	EN_PHY_5
EN_PHY_6	EN_PHY_6
EN_PHY_7	EN_PHY_7
EN_PHY_8	EN_PHY_8
MUX_CONTROL_1	MUX_CONTROL_1
MUX_CONTROL_2	MUX_CONTROL_2
MUX_CONTROL_3	MUX_CONTROL_3
MUX_CONTROL_4	MUX_CONTROL_4

Designed for TI by Mistral Solutions Pvt Ltd









Title		PRG SIGNALS	
Size	Variant Name = PROC102A(002) TMD5243D001EVM	Rev	
C		E1	
Date:	Wednesday, September 28, 2021	Sheet	5 of 12

GPMC SIGNALS



PERIPHERAL_COMMUNICATION_SIGNALS



Off Page Connections

GPMC0_AD0	GPMC0_AD0
GPMC0_AD1	GPMC0_AD1
GPMC0_AD2	GPMC0_AD2
GPMC0_AD3	GPMC0_AD3
GPMC0_AD4	GPMC0_AD4
GPMC0_AD5	GPMC0_AD5
GPMC0_AD6	GPMC0_AD6
GPMC0_AD7	GPMC0_AD7
GPMC0_AD8	GPMC0_AD8
GPMC0_AD9	GPMC0_AD9
GPMC0_AD10	GPMC0_AD10
GPMC0_AD11	GPMC0_AD11
GPMC0_AD12	GPMC0_AD12
GPMC0_AD13	GPMC0_AD13
GPMC0_AD14	GPMC0_AD14
GPMC0_AD15	GPMC0_AD15
GPMC0_CS#2	GPMC0_CS#2
GPMC0_CS#3	GPMC0_CS#3
GPMC0_CS#1	GPMC0_CS#1
GPMC0_DIR	GPMC0_DIR
FAULT_1	FAULT_1
FAULT_2	FAULT_2
FAULT_3	FAULT_3
FAULT_4	FAULT_4
FAULT_5	FAULT_5
FAULT_6	FAULT_6
FAULT_7	FAULT_7
FAULT_8	FAULT_8
MUX_CONTROL_5	MUX_CONTROL_5
MUX_CONTROL_6	MUX_CONTROL_6
MUX_CONTROL_7	MUX_CONTROL_7
LOAD_PULSE_SE	LOAD_PULSE_SE
H_SEH	H_SEH
H_SEL	H_SEL
H_FAULT	H_FAULT
L_SEH	L_SEH
L_SEL	L_SEL
L_FAULT	L_FAULT
SOC_SPI1_MOSI	SOC_SPI1_MOSI
SOC_SPI1_MISO	SOC_SPI1_MISO
SOC_SPI1_CLK	SOC_SPI1_CLK
SOC_SPI1_CS0	SOC_SPI1_CS0
SOC_SPI1_CS1	SOC_SPI1_CS1
SOC_SPI1_MISO_SE	SOC_SPI1_MISO_SE
SOC_SPI1_CS0_SE	SOC_SPI1_CS0_SE
LOAD_PULSE_SE	LOAD_PULSE_SE
SOC_SPI1_MOSI_LED	SOC_SPI1_MOSI_LED
SOC_SPI1_CLK_SELED	SOC_SPI1_CLK_SELED
HSE_GPIO0_31	HSE_GPIO0_31
HSE_GPIO0_32	HSE_GPIO0_32
HSE_GPIO0_33	HSE_GPIO0_33
HSE_GPIO0_34	HSE_GPIO0_34
HSE_GPIO0_35	HSE_GPIO0_35
HSE_GPIO0_36	HSE_GPIO0_36
HSE_GPIO0_37	HSE_GPIO0_37
HSE_GPIO0_38	HSE_GPIO0_38
HSE_GPIO0_39	HSE_GPIO0_39
HSE_GPIO0_40	HSE_GPIO0_40
HSE_GPIO0_41	HSE_GPIO0_41
PRG0_HSE_ETH1_CLK	PRG0_HSE_ETH1_CLK
PRG0_HSE_ETH2_CLK	PRG0_HSE_ETH2_CLK
MCU_RESETZ	MCU_RESETZ
MCU_RESETSTATZ	MCU_RESETSTATZ
MCU_PORZ	MCU_PORZ


Designed for TI by Mistral Solutions Pvt Ltd




Title GPMC & PERIPHERAL COMMUNICATION SIGNALS		
Size	Variant Name = PROC102A(002) TMD5243DC01EVM	Rev E1
C		
Date:	Wednesday, September 28, 2021	Sheet 6 of 12

LED'S


PRG0 & POWER_LED




MUX SELECTION



SEL	INPUT/OUTPUT An	FUNCTION	
		An=nB1	HEADER SIDE IS ACTIVATED
L	nB1	An=nB1	IO LINK IS ACTIVATED
H	nB2	An=nB2	



Test Points



Off Page Connections





SOC_SPI1_MOSI_LED	SOC_SPI1_MOSI_LED
SOC_SPI1_CLK_SEALED	SOC_SPI1_CLK_SEALED
LATCH	LATCH
PRG0_PRU0GP00	PRG0_PRU0GP00
PRG0_PRU1GP00	PRG0_PRU1GP00
MUX_CONTROL_1	MUX_CONTROL_1
MUX_CONTROL_2	MUX_CONTROL_2
MUX_CONTROL_3	MUX_CONTROL_3
MUX_CONTROL_4	MUX_CONTROL_4
MUX_CONTROL_5	MUX_CONTROL_5
MUX_CONTROL_6	MUX_CONTROL_6
MUX_CONTROL_7	MUX_CONTROL_7

Designed for TI by Mistral Solutions Pvt Ltd



Title LED		Rev
Size	Variant Name = PROC102A(002) TMD5243DC01EVM	E1
C		
Date: Wednesday, September 28, 2021	Sheet 7 of 12	

IO LINK TRANCIEVER[1:4]



Off Page Connections

RX_1	RX_1
RX_2	RX_2
RX_3	RX_3
RX_4	RX_4
TX_1	TX_1
TX_2	TX_2
TX_3	TX_3
TX_4	TX_4
DI_1	DI_1
DI_2	DI_2
DI_3	DI_3
DI_4	DI_4
FAULT_1	FAULT_1
FAULT_2	FAULT_2
FAULT_3	FAULT_3
FAULT_4	FAULT_4
L+ 1	L+ 1
L+ 2	L+ 2
L+ 3	L+ 3
L+ 4	L+ 4
EN_PHY_1	EN_PHY_1
EN_PHY_2	EN_PHY_2
EN_PHY_3	EN_PHY_3
EN_PHY_4	EN_PHY_4





Test Points

TX_1	TP7	RX_1	TP8	EN_PHY_1	TP9
TX_2	TP10	RX_2	TP11	EN_PHY_2	TP12
TX_3	TP13	RX_3	TP14	EN_PHY_3	TP15
TX_4	TP16	RX_4	TP17	EN_PHY_4	TP18




Title		IO LINK TRANCIEVER[1:4]	
Size	Variant Name = PROC102A(002) TMD5243DC01EVM	Rev	
C		E1	
Date:	Wednesday, June 09, 2021	Sheet	8 of 12

IO LINK TRANCIEVER[5:8]



Off Page Connections



Test Points




Designed for TI by Mistral Solutions Pvt Ltd



Title IO LINK TRANCIEVER[5:8]

Size	Variant Name = PROC102A(002) TMD5243DC01EVM	Rev
C		E1
Date:	Wednesday, June 09, 2021	Sheet 9 of 12


SMART SWITCH






HARDWARE SCHEMATICS

RUBBER FEET




WASHER's




ASSEMBLY NOTES

1. All MSL components should be baked as per JEDEC standard.
2. PCB should be baked at 120 degree for 8 hours.
3. Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
4. These assemblies are ESD sensitive, ESD precautions shall be observed.
5. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
6. Provide serial numbers to the assembled boards for identification.
7. The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.

SCREWS



STANDOFFs



LABELS

Board Serial No.



ORDERABLE PART NO




Assembly Revision



Orderable part number

Variant	Label Text
001	TMDS64DC01EVM
002	TMDS243DC01EVM

Metal Plate for supporting IO Link M12 Connector



Used with 9mm Standoff for Board to Board to Mating



Used to Mount 40mm Foot rests



FIDUCIALS



LOGOs



For Evaluation only; not FCC approved for resale

LOGOs



Texas Instruments



WEEE Mark



CE Mark

BARE PCB



Assembled PCB

Designed for TI by Mistral Solutions Pvt Ltd



Title HARDWARE SCHEMATIC

Size Variant Name = PROC102A(002) TMDS243DC01EVM

Date: Wednesday, September 28, 2021

Sheet 12 of 12

Rev E1