

AM625 / AM623 Starter Kit SK (EVM) WITH TPS6521904 PMIC

TABLE OF CONTENTS

Revision Number

REV	A1
VER	0.12

PAGE	CONTENTS	PAGE	CONTENTS
01	TABLE OF CONTENTS	23	CPSW3G RGMII_2 ETHERNET PHY
02	REVISION HISTORY	24	SOC MAC INTRFACE, SOC AND ETHERNET PHYs CLOCK BUFFER, LED DRIVER
03	BLOCK DIAGRAM FOR AM625 / AM623 STARTER KIT SK (EVM)	25	TEST AUTOMATION
04	BLOCK DIAGRAM XDS110 DEBUGGER	26	BOOT MODE CONFIGURATION BUFFERS, RESISTOR DIVIDERS & DIP SWITCHES
05	POWER ARCHITECTURE BLOCK DIAGRAM	27	XDS110 DEBUGGER
06	POWER-UP AND POWER-DOWN SEQUENCE	28	AUTOMATION SIGNALS BUFFER
07	I2C TREE	29	SOC JTAG INTERFACE AND JTAG BUFFERS
08	GPIO MAPPING TABLE	30	JTAG 20 PIN cTI CONNECTOR AND BUFFERS
09	USB TYPE-C PD CONTROLLER AND POWER SUPPLY	31	FT4232 UART TO USB BRIDGE
10	PERIPHERAL POWER SUPPLIES-1	32	SOC LFOSC0 AND SOC BOOTMODE INPUT PINS, PRU HEADER
11	PERIPHERAL POWER SUPPLIES-2	33	USER EXPANSION CONNECTOR
12	SOC POWER SUPPLIES - USING PMIC	34	SOC-MCU DOMAIN IO, OSC0 AND SOC-MCU IO HEADER
13	SOC SUPPLY RAILS CURRENT MONITORING	35	USB0 TYPE-C DRP
14	SOC SUPPLY RAILS AND POWER SUPPLIES	36	SOC USB INTERFACE, USB1 TYPE-A CONNECTOR, VBUS DIVIDER & POWER SWITCH
15	CAPS FOR SOC POWER SUPPLIES AND SOC GROUND VSS	37	SOC OLDI INTERFACE, LCD CONNECTOR AND SOC UART1 FET SWITCH & BUFFER
16	SOC DDRSS AND DDR4 MEMORY DEVICE INTERFACE	38	SOC CSI INTERFACE AND CAMERA CONNECTOR
17	M.2 INTERFACE AND CONNECTOR	39	IO EXPANDER AND MCASP1 FET SWITCH & BUFFER
18	SOC MMC0.2 INTERFACE AND eMMC FLASH + RESET	40	AUDIO CODEC
19	SD CARD - LOAD SWITCH, LOAD SWITCH RESET LOGIC AND DATA INTERFACE	41	SOC DPI INTERFACE, DPI TO HDMI TRANSMITTER INTERFACE
20	SOC OSPI/QSPI INTERFACE AND OSPI FLASH	42	SOC RESET AND IOs, AND EXTERNAL LVCMOS CLOCK (OSCILLATOR)
21	BOARD ID EEPROM & DIGITAL TEMPERATURE SENSORS	43	SOC PUSH BUTTON RESET INPUTS, DEBOUNCE LOGIC FOR RC RESET
22	CPSW3G RGMII_1 ETHERNET PHY	44	ASSEMBLY NOTES AND MOUNTING HARDWARE

R-Note:-

- * Verify the DNI components configuration with respect to the SK schematics (Use PDF) after completion of board design before board assembly
- * A standard 5% tolerance resistor can be used for most of the series and parallel pull resistor
- * Be sure to read through all the D-Notes (Design notes), R-Notes (Review notes) and CAD notes during board design and before start of board build. (Refer FAQs listed for additional details)

KEY LINKS TO COLLATERALS

Hardware Design Guide : https://www.ti.com/lit/an/sprad05b/sprad05b.pdf
Schematic Design and Review Checklist : https://www.ti.com/lit/an/sprad21d/sprad21d.pdf
PMIC Power Solutions application note : https://www.ti.com/lit/an/slvaafd0b/slvaafd0b.pdf
DDR Board Design and Layout Guidelines : https://www.ti.com/lit/an/sprad06/sprad06.pdf
SKs (Starter Kits) for reference : SK-AM62B, SK-AM62B-P1, SK-AM62-LP, SK-AM62-SIP, SK-AM62A-LP, SK-AM62P-LP

Designed for TI by Mistral Solutions Pvt Ltd



Title TABLE OF CONTENTS

Size	PROC142A1(002)	Rev
C		A1
Date:	Monday, May 20, 2024	Sheet 1 of 44


REVISION HISTORY

VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
0.01	29 AUG 2022	Drafted from PROC142E1 Schematics. R651 value changed to 1K. DNI'd R618 and R676.Changed the I2C buffer parts to TCA9517DR. Changed the part SN74AVC4T245RSVR to SN74AVC4T245DGVR	Mistral Design Team		
0.02	08 SEP 2022	Added the second GPIO Expander U110 Part# TCA6408ARGTR	Mistral Design Team		
0.03	21 SEP 2022	Changed the Current monitors Res Filter values from 10E to 0E to the Sense pins.	Mistral Design Team		
0.04	19 OCT 2022	Added Testpoint to TEMP_DIODE_P pin of SoC. Changed the GPIO_OLDI_RSTn net name to GPIO_TS_RSTn.	Mistral Design Team		
0.05	24 OCT 2022	Changed the PMIC part from TPS6521903RHBR to TPS6521904RHBR. Mounted R699 and DNI'd R123. DNI'd the current monitor section of U36	Mistral Design Team		
0.06	3 Nov 2022	Changed the DDR4 part from MT40A1G16KD-062E IT:E to MT40A1G16TB-062E IT:F. Changed the eMMC part from MTFC16GAPALBH-IT to MTFC32GAZAQHD-IT.	Mistral Design Team		
0.07	15 Nov 2022	Removed the PMIC_STBY connection from SOC to PMIC.	Mistral Design Team		
0.08	22 Nov 2022	Added 2x 47uF on VCC_5V0. DNI'd C432, C433(10uF) and changed C415 to 4.7uF. Added 22pF CAP across R108	Mistral Design Team		
0.09	1 Dec 2022	Removed MMC2 connector section (J18) and associated resistors	Mistral Design Team		
0.10	11 APR 2023	Changed the HDMI external swing resistance to 7.5K. Added Standoff,Screw & Washer for M.2 connector. DNI'd R650 on SoC_USB1_DRVVBUS	Mistral Design Team		
0.11	16 MAY 2023	Depopulated Pull up of SOC_WLAN_IRQ_1V8 (R6)	Mistral Design Team		
0.12	20 MAY 2024	Updated SoC Part Number, Enabled Voltage ratings for all the capacitors and added Design Review notes Moved to DNI : R222, R650, C305, C303, C156, Q2, Y4 Moved to Mount : R319, R309, R318, R310, R306, R307, R308, R303, R538, R572 C86 - 1uF changed to 2.2uF ; C60 - 4.7uF changed to 1uF ; C46 - 0.1uF changed to 4.7uF ; C47,C389,C194,C12 - 1uF changed to 0.1uF ; C77, C33 - 4.7uF changed to 10uF ; C75,C79 - 9pF changed to 18pF ; C391,C14,C193 - 2.2uF changed to 1uF R651 - 1K_0.1% changed to Std 1K ; R404,R408 - 1K_0.1% changed to 1K_1% ; R89,R353,R354,R301,R302 - 22E_1% changed to 0E ; R12,R333 - 49.9K_1% changed to Std 10K ; R393,R475 - 10K_1% changed to Std 10K ; R315 - 100K changed to 10k	Mistral Design Team		

LINKS TO KEY FAQs

https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1183910/faq-am625-custom-board-hardware-design-collaterals-to-get-started
https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1184006/faq-am623-custom-board-hardware-design-collaterals-to-get-started
https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1285107/faq-am64x-am62x-am62ax-am62px-custom-board-hardware-design---collaterals-for-reference-during-schematic-design-and-schematics-review
https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1280721/faq-am625-am623-am625sip-am625-q1-am620-q1-custom-board-hardware-design---faqs-related-to-processor-collaterals-functioning-peripherals-interface-and-starter-kit
https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1332316/faq-am625-am623-custom-board-hardware-design---design-and-review-notes-for-reuse-of-sk-am62b-p1-schematics

BLOCK DIAGRAM



D-Note
Refer Device Comparison section of the processor data sheet for supported cores, peripherals and memory size

D-Note :-
Pins (OBSCCLK) B16 and T25 of the SoC are main domain Observation clock output for test and debug purposes only. Add a TP near to the SoC and provision to isolate the signal for testing whenever possible
Pin (MCU_OBSCCLK) B8 of the SoC are MCU Domain Observation clock output for test and debug purposes only. Add a TP near to the SoC and provision to isolate the signal for testing whenever possible

D-Note :-
Drive strength configuration is currently not supported. The drive strength must remain in the default state since this is the only condition used during timing closure of the peripherals. The devices are set to maximum drive strength. Please reference to the IBIS model to find the drive strength of the IOs.

Designed for TI by Mistral Solutions Pvt Ltd



Title BLOCK DIAGRAM AM62x SKEVM

Size PROC142A1(002)
C

Date: Monday, May 20, 2024


Sheet 3 of 44

Rev A1

BLOCK DIAGRAM_XDS110

D-Note:-

Please follow SK-AM62P-LP implementations for latest updates on XDS110



Designed for TI by Mistral Solutions Pvt Ltd



Title BLOCK DIAGRAM_XDS110


Size C PROC142A1(002)

Date: Monday, May 20, 2024

Sheet 4 of 44

Rev A1

POWER BLOCK DIAGRAM



POWER UP SEQUENCE



Designed for TI by Mistral Solutions Pvt Ltd



Title POWER BLOCK DIAGRAM


Size C PROC142A1(002)

Date: Monday, May 20, 2024



Sheet 5 of 44

Rev A1

POWER SEQUENCE




POWER DOWN SEQUENCE



I2C TREE

R-Note
Add - Indicates Address

AM62x
SOC



Note: INA231 VDDR_CORE Add 0x41 Indicates DNI

R-Note:-

For all emulated open-drain output LVCMOS I2C interfaces.
(I2C0, I2C1, I2C2, I2C3) pullup resistors are recommended
The IOs associated with these ports are not compliant to the
fall time requirements defined in the I2C specification.
Location of the pullup is not a concern.
It is recommended to connect the pullups with the shortest
possible stub

R-Note:-

For I2C interfaces with open-drain output type buffer (MCU_I2C0 and WKUP_I2C0), an external pullup is recommended irrespective of peripheral usage and IO configuration.
Refer Pin Connectivity Requirements section of SoC data sheet

R-Note
Refer below section of the data sheet
Timing and Switching Characteristics
I2C Exceptions

GPIO MAPPING TABLE

SL NO.	GPIO DESCRIPTION	GPIO NETNAME	Functionality	GPIO USED	SOC MUXED SIGNAL NAME	DIRECTION WITH RESPECT TO CONTROL	DEFAULT STATE	ACTIVE STATE	VOLTAGE DOMAIN ON SOC SIDE	VOLTAGE CONNECTED ON SKEVM
1	Enable for WLAN Interface	SoC_WLAN_EN_1V8	ENABLE	GPIO0_71	MMC2_SDCD	OUTPUT	LOW	HIGH	VDDSHV6	SoC_DVDD1V8
2	WLAN Interrupt	SoC_WLAN_IRQ_1V8	INTERRUPT	GPIO0_72	MMC2_SDWP	INPUT	HIGH	LOW	VDDSHV6	SoC_DVDD1V8
3	Enable for BT Interface	BT_EN_SOC_3V3	ENABLE	MCU_GPIO0_1	MCU_SPI0_CS0	OUTPUT	HIGH	LOW	VDDSHV_MCU	SoC_DVDD3V3
4	CPSW Ethernet PHY Interrupt	CPSW_RGMII_INTn/PRU_INTn	INTERRUPT	GPIO1_31	EXTINTn	INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
	PRU Connector Interrupt									
	PMIC_INTn									
5	OSPI Reset Control GPIO	GPIO_OSPI_RSTn	RESET	GPIO0_12	OSPI0_CSn1	OUTPUT	HIGH	LOW	VDDSHV1	SoC_DVDD1V8
6	OSPI Interrupt	OSPI_INTn	INTERRUPT	GPIO0_13	OSPI0_CSn2	INPUT	HIGH	LOW	VDDSHV1	SoC_DVDD1V8
7	SD Card IO Voltage Select	VSEL_SD	ENABLE	GPIO0_31	GPMC0_CLK	OUTPUT	LOW	HIGH	VDDSHV3	SoC_DVDD3V3
8	IO Expander Interrupt	MCU_GPIO0_15	INTERRUPT	MCU_GPIO0_15	MCU_MCAN1_TX	INPUT	HIGH	LOW	VDDSHV_CANUART	SoC_DVDD3V3
9	TEST GPIO1 from Test Automation Connector/ User Interrupt Push Button									
10	User Test LED 1	SOC_GPIO1_49	GPIO	GPIO1_49	MMC1_SDWP	OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
IO EXPANDER - 01										
1	CPSW Ethernet PHY-2 Reset Control GPIO	GPIO_CPSW2_RST	RESET	IO EXPANDER - P01		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
2	CPSW Ethernet PHY-1 Reset Control GPIO	GPIO_CPSW1_RST	RESET	IO EXPANDER - P01		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
3	PRU Board Detection	PRU_DETECT	DETECTION	IO EXPANDER - P02		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
4	SD Card Load Switch Enable	MMC1_SD_EN	ENABLE	IO EXPANDER -P03		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
5	SOC eFuse Voltage(VPP=1.8V) Regulator Enable	VPP_LDO_EN	ENABLE	IO EXPANDER - P04		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
6	EXP CONN 3.3V Power Switch Enable	EXP_PS_3V3_EN	ENABLE	IO EXPANDER - P05		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
7	EXP CONN 5V Power Switch Enable	EXP_PS_5V0_EN	ENABLE	IO EXPANDER - P06		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
8	EXP CONN HAT Board Detection	RPI_HAT_DETECT	DETECTION	IO EXPANDER - P07		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
9	M.2 Connector Alert	WLAN_ALERT_3V3	ALERT	IO EXPANDER – P10		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
10	M.2 Connector WAKEUP	BT_UART_WAKE_SOC_3V3	WAKEUP	IO EXPANDER – P11		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
11	SOC UART1 Mux Select	UART1_MUX_SEL	SELECT	IO EXPANDER - P12		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
12	Enable for Wilink Level Translators	WL_LT_EN	ENABLE	IO EXPANDER - P13		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
13	HDMI Transmitter Reset Control GPIO	GPIO_HDMI_RSTn	RESET	IO EXPANDER - P14		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
14	Raspberry Pi Camera CSIO GPIO1	CSI_GPIO1	INPUT/OUTPUT	IO EXPANDER - P15		NA	NA	NA	VDDSHV0	SoC_DVDD3V3
15	Raspberry Pi Camera CSIO GPIO2	CSI_GPIO2	INPUT/OUTPUT	IO EXPANDER - P16		NA	NA	NA	VDDSHV0	SoC_DVDD3V3
16	PRU Power Switch Enable	PRU_3V3_EN	ENABLE	IO EXPANDER - P17		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
17	HDMI Interrupt	HDMI_INTn	INTERRUPT	IO EXPANDER - P20		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
18	TEST GPIO2 from Test Automation Connector	TEST_GPIO2	GPIO for communications with AM62x	IO EXPANDER - P21		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
19	MCASP2 Enable and Direction Control	AUD_BUF_EN	ENABLE	IO EXPANDER - P22		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
20		WL_BUF_EN	ENABLE	IO EXPANDER - P23		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
21		AUD_BUF_CLK_DIR	DIRECTION CONTROL	IO EXPANDER - P24		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
22		WL_BUF_CLK_DIR	DIRECTION CONTROL	IO EXPANDER - P25		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
23	OLDI Display Touch Interrupt	TS_INT#	INTERRUPT	IO EXPANDER - P26		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
24	User Test LED 2	IO_EXP_TEST_LED	GPIO	IO EXPANDER - P27		OUTPUT	LOW	HIGH	VDDSHV0	SoC_DVDD3V3
IO EXPANDER - 02										
1	M.2 Connector SDIO Reset Control GPIO	WLAN_SDIO_RST_3V3	RESET	IO EXPANDER – P0		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
2	OLDI Display Reset control	GPIO_TS_RSTn	RESET	IO EXPANDER – P1		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
3	Audio Codec Reset Control GPIO	GPIO_AUD_RSTn	DETECTION	IO EXPANDER – P2		INPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3
4	eMMC Reset control GPIO	GPIO_eMMC_RSTn	RESET	IO EXPANDER – P3		OUTPUT	HIGH	LOW	VDDSHV0	SoC_DVDD3V3

Designed for TI by Mistral Solutions Pvt Ltd



Title GPIO MAPPING TABLE


Size C PROC142A1(002)

Rev A1


Date: Monday, May 20, 2024

Sheet 8 of 44


USB TYPE-C PD CONTROLLER AND POWER SUPPLY



POWER INDICATION LED: VBUS_TYPEC1




BP_NoWait Safe Configuration




I2C Slave Address	Port1	Port2
I2C2 (Default)	0x38	0x3F
I2C1	0x20	0x24


SPI EEPROM & PROGRAMMING HEADER




TYPE-C DUAL PD CONTROLLER




EXTERNAL POWER PATH FOR SOURCING, 5V/0.5A



PERIPHERAL POWER SUPPLIES - 1



GROUND TEST POINTS



Designed for TI by Mistral Solutions Pvt Ltd




Title		PERIPHERAL POWER SUPPLY -1	
Size			Rev
C	Variant Name = PROC142A1(002)		A1
Date:	Monday, May 20, 2024	Sheet	10 of 44

PERIPHERAL POWER SUPPLIES - 2


```
VinMin = 4.5V
VinMax = 24V
Vout = 3.3V @ 6A
```

3.3V, 6.0 AMPS SUPPLY




PERIPHERAL SUPPLY - ETHERNET PHY

1.0V, 0.5 AMPS



1.8V VPP, 0.5 AMPS SUPPLY



D-Note :- Given the transient current requirement during eFuse programming, using load switch or FET switch may not be a recommended approach, It is recommended to use an LDO. A load or FET switch is likely to have too much voltage drop that can't be compensated like when using an LDO.




SOC POWER SUPPLY PMIC

TPS6521904 PMIC


D-Note :-
Verify the PMIC data sheet for the recommended caps
for the DC/DC and LDO outputs and provide the
recommended caps

D-Note :-
Show the bulk caps connection for each of the
DC/DC inputs separately
Add a 0.1 uF across the bulk caps
PVIN_B1_1, PVIN_B1_2 can share the same bulk cap


PMIC REGULATORS	VOLTAGE RAIL	CURRENT(mA)
BUCK 1	VCC_CORE (0.85V)	2700
BUCK 2	VCC_1V8	995
BUCK 3	VDD_1V2	936
LDO 1	VDDSHV_SDIO	50
LDO 2	VDD_LDO2	150
LDO 3	VDDA1V8	200
LDO 4	VDD_2V5	300



SOC 3.3V IO SUPPLY



PMIC ON/OFF PUSH BUTTON LOGIC



Designed for TI by Mistral Solutions Pvt Ltd



Title SOC POWER SUPPLY

Size PROC142A1(002)







Date: Monday, May 20, 2024

Sheet 12 of 44


Rev A1

CURRENT MONITORING DEVICES

D-Note :- Note the supply rail name change across the shunt when optimizing the design (Deleting the current sense resistor)



D-Note :-
RES Option to short VDD_CORE and VDDR_CORE rails when both are 0.85V(Both should be generated from the same source)



CORE SUPPLY	ARRAY CORE SUPPLY	Assembly
0.75 VDD_CORE	0.85 VDDR_CORE	DNI R699 and Mount R123
0.85 VDD_CORE	0.85 VDDR_CORE	DNI R123 and Mount R699

INA I2C SLAVE ADDRESS		
POWER SOURCE	SUPPLY NET	SLAVE ADDRESS (IN HEX)
VCC_CORE	VDD_CORE	40
VCC_3V3_SYS	SoC_DVDD3V3	4C
VCC_1V8	SoC_DVDD1V8	45
VDDA1V8	VDDA_1V8	4D
VCC1V2_DDR	VDD_DDR4	47

Designed for TI by Mistral Solutions Pvt Ltd



Title CURRENT MONITORING DEVICES


Size
C PROC142A1(002)

Rev
A1


Date: Monday, May 20, 2024

Sheet 13 of 44


SOC POWER




1.8V ANALOG SUPPLIES



CORE SUPPLIES



3.3V/1.8V MMC1 SUPPLY



D-Note :-
Common SOC LVCMOS IO interface guidelines

1. Most of the SOC IOs are not fail-safe. No input should be applied before supply ramps.
2. SOC LVCMOS inputs have minimum slow rate requirements specified
3. SOC IO buffers are off during Reset. A pull is required near to the attached device being driven by the SOC IOs
4. Any SOC IO that has a trace connected and not being actively driven needs a parallel pull. When adding pull is not feasible, ensure the traces are routed away from noisy signals

D-Note :-
A Trace connected to SoC is effectively an antenna that will pick up noise. A potential will be generated on the signal when noise couples into the antenna. This potential will be largest on the highest impedance end of the signal.
By placing a pull-up or pull-down near the SoC pin, we force the highest potential to the open-circuit end of the signal rather than the SoC end of the signal.


Designed for TI by Mistral Solutions Pvt Ltd




Title	SOC POWER
-------	-----------

Size	Variant Name = PROC142A1(002)	Rev
C		A1
Date: Monday, May 20, 2024	Sheet 14 of 44	


SOC POWER SUPPLIES - DECAPS




CAD Note:- Place 0.1 uF caps near to SoC pins





CAD Note:- Place 0.1 uF caps near to SoC pins




CAD Note:- Place 0.1 uF caps near to SoC pins




CAD Note:- Place 0.1 uF caps near to SoC pins



CAD Note:- Place 0.1 uF caps near to SoC pins



SOC VSS



Designed for TI by Mistral Solutions Pvt Ltd



Title SOC POWER CAPS & SOC VSS

Size C Variant Name = PROC142A1(002)

Date: Monday, May 20, 2024

Sheet 15 of 44

Rev

U12G		DDR		PwrGrp:VDD5_DDR, VDD5_DDR_C	
DDR_DQ0	F4	DDR0_DQ0	DDR0_DM0	H5	DDR_LDM
DDR_DQ5	G5	DDR0_DQ1	DDR0_DM1	W5	DDR_UDM
DDR_DQ3	F3	DDR0_DQ2			
DDR_DQ1	H6	DDR0_DQ3	DDR0_A0	J1	DDR_A0
DDR_DQ2	E3	DDR0_DQ4	DDR0_A1	J2	DDR_A1
DDR_DQ6	G2	DDR0_DQ5	DDR0_A2	K3	DDR_A2
DDR_DQ7	F2	DDR0_DQ6	DDR0_A3	L5	DDR_A3
DDR_DQ4	F1	DDR0_DQ7	DDR0_A4	K4	DDR_A4
DDR_DQ8	U1	DDR0_DQ8	DDR0_A5	K1	DDR_A5
DDR_DQ9	U3	DDR0_DQ9	DDR0_A6	R2	DDR_A6
DDR_DQ10	U2	DDR0_DQ10	DDR0_A7	P2	DDR_A7
DDR_DQ11	V5	DDR0_DQ11	DDR0_A8	P1	DDR_A8
DDR_DQ12	W2	DDR0_DQ12	DDR0_A9	P4	DDR_A9
DDR_DQ13	V6	DDR0_DQ13	DDR0_A10	R5	DDR_A10
DDR_DQ14	Y1	DDR0_DQ14	DDR0_A11	P5	DDR_A11
DDR_DQ15	W1	DDR0_DQ15	DDR0_A12	R6	DDR_A12
			DDR0_A13	R1	DDR_A13
DDR_BA0	M1	DDR0_BA0			
DDR_BA1	N1	DDR0_BA1			
DDR_BG0	T4	DDR0_BG0	DDR0_DQ50_N	E1	DDR_LDQS_P
	X N2	DDR0_BG1	DDR0_DQ50_N	E2	DDR_LDQS_N
Reserved Pins, Leave Unconnected	X T2	RSVD4	DDR0_DQS1_N	V1	DDR_UDQS_P
DDR_CLKP	X U4	RSVD5	DDR0_DQS1_N	V2	DDR_UDQS_N
DDR_CLKN	L1	DDR0_CK0			
	L2	DDR0_CK0_N			
DDR_CKE	H2	DDR0_CKE0			
	X J4	DDR0_CKE1			
DDR_CSn	L6	DDR0_CS0_N			
	X K2	DDR0_CS1_N			
DDR_ODT	H1	DDR0_ODT0			
	X J3	DDR0_ODT1			
DDR_ACTn	N6	DDR0_ACT_N			
DDR_ALERTn	R3	DDR0_ALERT_N			
40E 1%	M2	DDR0_CAL0			
DDR_A15_CAS	M4	DDR0_CAS_N			
DDR_PARITY	T1	DDR0_PAR			
DDR_A16_RAS	M5	DDR0_RAS_N			
DDR_RESET#	G1	DDR0_RESETO_N			
DDR_A14_WeH	N3	DDR0_WE_N			

[illegible]


```
% R-Note :-  
Pulldown is populated
```

R-Note :-
Pulldown is DNI




Sheet 16 of 44

M.2 INTERFACE



SOC - MMC Interface


D-Note :-
OE provision on MMC0_CLK
Helps improve signal integrity



eMMC FLASH


D-Note :-
For D7..D1 eMMC device is expected to have the pullups enabled by default.
The eMMC host/phy disables the eMMC device pullups and enables SOC internal pullups.
Provision for external pullups is optional or the pullups can be deleted.

D-Note :-
Add additional decaps as required
Refer SK-AM62P-LP schematics



eMMC FLASH RESET

D-Note :-
Add a series resistor to the GPIO input for isolation or testing
Refer SK-AM62P-LP schematics



D-Note :-
The GPIO reset option makes it possible for software to reset the attached device (eMMC or OSPI or SD card or OLDI or EPHY) without resetting the entire processor if there is a case where the peripheral becomes unresponsive.

D-Note :-
You could eliminate the GPIO option and only use the reset output (Warm or Cold), where software forces a warm reset if the peripheral becomes unresponsive. However, this will reset the entire device rather than trying to recover the specific peripheral without resetting the entire device.

Designed for TI by Mistral Solutions Pvt Ltd



Title eMMC FLASH INTERFACE

Size PROC142A1(002)

Rev A1

Date: Monday, May 20, 2024

Sheet 18 of 44


SD CARD INTERFACE

SD CARD LOAD SWITCH RESET LOGIC

D-Note :-
Add a series resistor to the GPIO input
for isolation or testing
Refer SK-AM62P-LP schematics

[39] MMC1_SD_EN
[12,18,20,22,23,26,32,33,37,39,40,41,42] RESETSTATz
[22,23,26,42] PORz_OUT

D-Note :-
Anding logic could be optimized to 2
input AND gate
Use RESETSTATz and the SoC IO as inputs



LOAD SWITCH

D-Note :-
This power switch, along with the power switch supply reset logic, and the host IO power supply circuit is required to support UHS-I SD Cards which begins communications using 3.3V signal levels and later change to 1.8V signal levels when changing to one of the faster data transfer speeds. Cycling power to the SD Card is the only way to put it back into 3.3V mode since SD Cards do not have a reset pin. The host IO power supply must power off/on and change voltage at the same time as the SD Card. These circuits and the software driver operating the signals sourcing these circuits ensure both devices are off, or on and operating at the same IO voltage at the same time.





D-Note :-
CT - Add a 220 pF or higher cap for
SD card supply slew rate control

D-Note :-
For UHS-I operation, the pullups
are recommended to be connected to
the 3.3V/1.8V switched LDO output

Note :-
MMC1_CLK pullup is a DNI

D-Note :-
Ensure internal pullups are not configured when 10K
external pullups are used. As a good design practice, a
47K pullup is recommended to ensure the pullup value is
within the SD card specification, when internal pulls
are enabled unexpectedly. This way the resulting pull
resistance will still be within the specified.

[18] MMC1_D0
[18] MMC1_D1
[18] MMC1_D2
[18,19] MMC1_D3
[18] MMC1_CLK
[18] MMC1_CMD
[18] MMC1_SDCD



D-Note :-
Add a filter cap

CAD Note :-
Place near SD Card Connector

Designed for TI by Mistral Solutions Pvt Ltd



Title SD CARD INTERFACE


Size PROC142A1(002)

Date: Monday, May 20, 2024




Sheet 19 of 44

Rev A1


OSPI FLASH




D-Note :-
These 0R resistors are used for configuring QSPI and OSPI
This is optional during custom board design



SOC OSPI INTERFACE



OSPI FLASH RESET



D-Note :-
ANDing logic additionally performs level translation
Verify the Reset IO level compatibility before optimizing the reset ANDing logic.
IO level mismatch could cause supply leakage and affect SOC operation

Designed for TI by Mistral Solutions Pvt Ltd



Title OSPI INTERFACE


Size PROC142A1(002)

Date: Monday, May 20, 2024


Sheet 20 of 44

Rev A1


BOARD ID EEPROM



DIGITAL TEMPERATURE SENSORS



CAD NOTE: PLACE TEMP SENSOR CLOSE TO SoC



CAD NOTE: PLACE TEMP SENSOR CLOSE TO DDR4






Designed for TI by Mistral Solutions Pvt Ltd



Title			BOARD ID EEPROM & TEMPERATURE SENSORS		
Size	PROC142A1(002)				Rev
	C				A1
Date:		Monday, May 20, 2024		Sheet	21 of 44

D-Note :-
The caps and values used are as per the
EPHY data sheet recommendations

CPSW3G RGMII 1 - ETHERNET PHY




D-Note :-
Refer to DP83867ERGZ-R-EVM when
using LAN Discrete Transformer
Module and RJ45 connector


R-Note :-
Ferrite is DNI

D-Note :-
Provide provision for Series resistor
based on EPHY for RX signals near to EPHY

D-Note :-
XI clock Input amplitude allowed is 1.8V
irrespective of the IO supply
Use a CAP DIVIDER when the clock amplified is 3.3V



D-Note :-
Refer EPHY EVM for JTAG connections







Note :-
Add a isolation resistor to the GPIO input
for isolation or testing
Refer SK-AM62P-LP schematics




Note :-
Pullup is enabled for GPIO input
RESETSTATz series resistor is DNI

D-Note :-
ANDing logic additionally performs level translation
Verify the Reset IO level compatibility before
optimizing the reset ANDing logic.
IO level mismatch could cause supply leakage and
affect SOC operation



RJ45 CONNECTOR WITH INTEGRATED MAGNETICS



Silk: CPSW PHY-1

PHY ADDRESS = 00000
Auto-negotiation Enabled
10/100/1000 advertised, Auto-MDI-X
Tx Clock Skew = 0ns
Rx Clock Skew = 2ns



Designed for TI by Mistral Solutions Pvt Ltd



Title CPSW RGMII_1 ETHERNET PHY		
Size	PROC142A1(002)	Rev
C		A1
Date:	Monday, May 20, 2024	Sheet 22 of 44

D-Note :-
The caps and values used are as per the
EPHY data sheet recommendations

CPSW3G RGMII 2 - ETHERNET PHY




D-Note :-
Refer to DP83867ERGZ-R-EVM when
using LAN Discrete Transformer
Module and RJ45 connector

R-Note :-
Ferrite is DNI

D-Note :-
Verify the power sequence requirements
for Two-Supply Configuration and
Three-Supply Configuration

RJ45 CONNECTOR WITH INTEGRATED MAGNETICS

D-Note :-
Provide provision for Series resistor based
on EPHY for RX signals near to EPHY



Note :-
Add a isolation resistor to the GPIO input
for isolation or testing
Refer SK-AM62P-LP schematics

Note :-
Pullup is enabled for GPIO input
RESETSTATz series resistor is DNI

D-Note
Anding logic could be optimized to 2 input AND gate
Use RESETSTATz (or PORz_OUT) and the SoC IO as inputs

D-Note :-
ANDing logic additionally performs level translation
Verify the Reset IO level compatibility before
optimizing the reset ANDing logic.
IO level mismatch could cause supply leakage and
affect SOC operation

PHY ADDRESS = 00001
Auto-negotiation Enabled
10/100/1000 advertised, Auto-MDI-X
Tx Clock Skew = 0ns
Rx Clock Skew = 2ns

Designed for TI by Mistral Solutions Pvt Ltd



Title CPSW RGMII_2 ETHERNET PHY


Size
C PROC142A1(002)

Rev
A1

Date: Monday, May 20, 2024


Sheet 23 of 44

SOC MAC INTERFACE




D-Note :-
Add series resistors 22 R on the Ethernet interface TX (TDx) signals near to the SoC

CLOCK BUFFER FOR SOC AND ETHERNET PHYs



LED DRIVER




Designed for TI by Mistral Solutions Pvt Ltd




Title		ETHERNET PHY CLOCK BUFFER & LED DRIVER	
Size	PROC142A1(002)		Rev
C			A1
Date:	Monday, May 20, 2024	Sheet	24 of 44

40-PIN TEST AUTOMATION HEADER

I2C BUS BUFFER



D-Note :-
Refer AM62P test automation
implementation for the latest
updates






TEST AUTOMATION GPIO MAPPING

SIGNAL NAME	DESCRIPTION	Direction WRT CTRL	Internal/ External PU/PD states
TEST_POWERDOWN	Used to Power down the EVM	OUTPUT	External Pullup
TEST_PORZn	Used to Reset the SoC PORz	OUTPUT	External Pullup
TEST_WARMRESETn	Used to Reset the SoC Warmreset	OUTPUT	External Pullup
TEST_GPIO1	Used to Generate the interrupt on MCU_GPIO0_15 Pin	OUTPUT	External Pullup
TEST_GPIO2	Connected to a Testpoint	OUTPUT	External Pullup
TEST_GPIO3	Used to Enable the BOOTMODE Buffer	OUTPUT	External Pullup
TEST_GPIO4	Used to Reset the Bootmode I2C IO Expander	OUTPUT	External Pullup



Designed for TI by Mistral Solutions Pvt Ltd



Title		TEST AUTOMATION	
Size	PROC142A1(002)		Rev
C			A1
Date:	Monday, May 20, 2024	Sheet	25 of 44




**BOOTMODE CONFIGURATION RESISTORS
AND BOOTMODE SWITCHES**




BOOT MODES SUPPORTED	
1.	OSPI
2.	MMC1 - SD CARD
3.	UART
4.	eMMC
5.	BACKUP BOOT OPTION

XDS110 DEBUGGER


D-Note :-
Please follow SK-AM62P-LP EVM implementations for latest updates on XDS110




I2C_TA BUS BUFFER




BOOTMODE_I2C_TA BUFFER



ISOLATION BUFFERS FOR TA SIGNALS



Pull ups(R567, R587, R517, R568, R585, R586 & R566) to VCC3V3_TA are present



Designed for TI by Mistral Solutions Pvt Ltd



Title AUTOMATION SIGNALS BUFFER



Size C PROC142A1(002)

Rev A1


Date: Monday, May 20, 2024

Sheet 28 of 44

JTAG SOC SECTION





BUFFER XDS110




XDS110_DIR = H: A -> B
XDS110_DIR = L: B -> A
OE = H: output = Hi-Z

CAD NOTE: Buffers U88 and U96 need to be placed closer to the cTI-20pin connector J17 to reduce Stub length of the JTAG signals.





cTI20 JTAG BUFFERS

D-Note :-
Place pulls on the JTAG signals near to the SoC
Refer SoC data sheet for Pin Connectivity
Requirements



JTAG_DIR = H: A -> B
JTAG_DIR = L: B -> A
OE = H: output = Hi-Z



Designed for TI by Mistral Solutions Pvt Ltd



Title JTAG BUFFER


Size C PROC142A1(002)

Date: Monday, May 20, 2024


Sheet 29 of 44

Rev A1

JTAG 20 PIN cTI CONNECTOR



JTAG CLOCK BUFFER



Designed for TI by Mistral Solutions Pvt Ltd



Title JTAG 20 PIN cTI CONNECTOR


Size C PROC142A1(002)

Rev A1


Date: Monday, May 20, 2024

Sheet 30 of 44


FT4232 UART







FT4232: 5V to 3.3V@500mA LDO



EEPROM



R-Note:-
Verify the implementation with
the device manufacturer



Designed for TI by Mistral Solutions Pvt Ltd



Title FT4232 UART TO USB BRIDGE


Size PROC142A1(002)

Date: Monday, May 20, 2024

Sheet 31 of 44

Rev A1

SOC WKUP DOMAIN



D-Note :-
A pullup is recommended for Open drain output type I2C interfaces irrespective of the IO configuration Refer pin connectivity table of SOC data sheet


D-Note :-
Open-drain output type buffer I2C interfaces have slew rate requirement when pulled to 3.3 V. An RC is recommended for slew rate control Refer SK-AM62P-LP schematics

D-Note :-
The only LFOSC0 register bits that should be changed by the customer are BP_C, PD_C, and CTRLMMR WKUP_LFXOSC_TRIM[18:16], where PD_C is reset (0) to enable the oscillator and the BP_C bit is only set (1) to place the oscillator in bypass mode when using an LVCMOS clock source. The CTRLMMR WKUP_LFXOSC_TRIM[18:16] bits are set based on the actual capacitance load applied to the crystal, as defined by the Load Capacitance Equation. The load capacitance range of the crystal will be half of the recommended capacitor value range since there are connected in series with the crystals resonate circuit.

SOC GPMC INTERFACE

D-Note :-
WKUP LFOSC0 has limited use case. Provide provision to ground Xi when not used. Refer SOC data sheet

D-Note
Add a series resistor 0R when used as GPMC0_CLK




D-Note :-
Refer SoC data sheet for the recommended circuit configuration during preproduction PCB and the production PCB

D-Note :-
Shorting of bootmode inputs (IOs) is not recommended or allowed since the IOs have alternate functions that could be configured after boot Shorting the bootmode pins directly to VCC or ground directly is not recommended Connect each of the bootmode pins through separate resistor Choose the bootmode resistor value based on the use case (10K or similar)

D-Note :-
SOC IO buffers for signals used for GPMC interface are disabled during reset The required pulls for the interfaced signals are provided on the GPMC interface card


D-Note :-
When bootmode Isolation buffers are not used, connect the bootmode configuration resistors directly to the SOC bootmode input pins. Connect the SOC bootmode signal used for alternate function to the attached device through 0R for isolation or testing.

BOOTMODE PINS



R-Note :- Resistors are used to isolate the BOOTMODE control logic after the value is latched


PRU HEADER



D-Note :-
Any SoC IO that has a trace connected but not being driven actively needs to be connected to an external pull. When adding pull is not feasible, ensure the traces are routed away from noisy signals

D-Note:- Processor IOs connected to PRU Header are not fail-safe. No external input shall be driven when Starter Kit is not powered-up.

POWER SWITCH FOR PRU HEADER



D-Note :-
Can support custom design to source 500mA

3V3 supply of PRU Header is limited to sourcing 500mA max.

Designed for TI by Mistral Solutions Pvt Ltd



Title PRU HEADER

Size PROC142A1(002)


Date: Monday, May 20, 2024

Sheet 32 of 44

Rev A1

D-Note :-
SOC IO buffers are off during reset. A pull is recommended near to the attached device that is being driven by the SOC IO


USER EXPANSION CONNECTOR




CAD Note:- R32(Series damping resistor) should be placed close to SoC

D-Note:-
Add a series resistor 22R on the SPI clock output signal near to the SoC


R-Note :-
These supplies are off by default
The supplies are controlled by the below load switches and needs to be enabled



D-Note:- Expansion boards should take care of the null modem connectivity for the UART signals (cross-over of Rx and Tx)



LOAD SWITCHES FOR USER EXPANSION CONNECTOR



R-NOTE:-


AM62x Starter Kit shall not be powered through the 5V0 or 3V3 pins on the 40-pin User Expansion Connector.

User Expansion Connector I/O are not fail-safe and shall not be driven when AM62x Starter Kit is not powered.

5V supply of User Expansion Connector is limited to sourcing 155mA max.

3V3 supply of User Expansion Connector is limited to sourcing 500mA max.

I2C SWITCH FOR SoC_I2C2



Designed for TI by Mistral Solutions Pvt Ltd



Title USER EXPANSION CONNECTOR

Size PROC142A1(002)

C Monday, May 20, 2024


Date: Monday, May 20, 2024

Sheet 33 of 44

Rev A1

D-Note :-
A pullup is recommended for Open drain output type I2C interfaces irrespective of the IO configuration
Refer pin connectivity table of SOC data sheet

SOC - MCU DOMAIN



D-Note :-
SOC IO buffers are off during reset. A pull is recommended near to the attached device that is being driven by the SOC IO

D-Note :-
Add a series resistor 22R to the SPI0 clock output near to the SoC

D-Note :-
XO should be grounded when external oscillator is used
Refer SOC data sheet

D-Note :-
Connect the 25 MHz crystal directly to the SOC Xi and Xo pins (No Series or parallel resistors are recommended). The internal oscillator implements AGC (Automatic Gain Control) for amplitude control
Match the SOC and the EPHY crystal specs


D-Note :-
Open-drain output type buffer I2C interfaces have slew rate requirement when pulled to 3.3 V
An RC is recommended for slew rate control
Refer SK-AM62P-LP schematics

D-Note :-
No HFOSC0 registers are required to be changed. These registers should remain in their default state. Select the appropriate crystal circuit components that are compliant to the values defined in the MCU_OSC0 Crystal Circuit Requirements table. Read the Load Capacitance and Shunt Capacitance sections to select the appropriate crystal circuit components.

D-Note :-
Refer Applications, Implementation, and Layout section of the data sheet for clock routing guidelines as below:
Clock Routing Guidelines Oscillator Routing


D-Note :-
MCU_OSC0 has been validated only with a 25 MHz clock source, so that is the only frequency supported. The datasheet shows MCU_OSC0 not starting until after the core voltage because there are some cases where the oscillator may not start until VDD_CORE is valid. In most cases it will start as early as VDDSD_OSC0, but this may not always be the case. This diagram in the datasheet is showing the maximum start-up time, which must include the case where the delay is based on VDD_CORE being valid.

SOC-MCU HEADER




D-Note :-
Any SoC IO that has a trace connected but not being driven actively needs to be connected to an external pull.
When adding pull is not feasible, ensure the traces are routed away from noisy signals

SOC - MCU_UART0 MUX



OEn	SEL	INPUT/OUTPUT An	
L	L (DEFAULT)	An=nB1	SOC - FT4232
L	H	An=nB2	SOC - MCU HEADER



Designed for TI by Mistral Solutions Pvt Ltd



Title MCU HEADER



Size C
PROC142A1(002)

Date: Monday, May 20, 2024


Sheet 34 of 44

Rev A1

USB0 TYPE-C DRP




POWER INDICATION LED: VBUS_TYPEC2



```
R-Note :-
This is a supply negotiation
indicator.
On indicates success.
```

POWER RAIL LEDS



Designed for TI by Mistral Solutions Pvt Ltd



Title	USB0 TYPE-C DRP
-------	-----------------


Size	PROC142A1(002)
C	

Date: Monday, May 20, 2024

Sheet 35 of 44


Rev
A1

USB1 - USB 2.0 TYPE-A




D-Note:- VBUS connection is optional for Host configuration

D-Note:- Refer USB VBUS Design Guidelines section of SoC data sheet



D-Note:- Refer USB VBUS Design Guidelines section of SoC data sheet



Designed for TI by Mistral Solutions Pvt Ltd



Title USB1 TYPE-A




Size C PROC142A1(002)

Date: Monday, May 20, 2024




Sheet 36 of 44

Rev A1

OLDI DISPLAY INTERFACE



SoC UART1 FET SWITCH & BUFFER



OEn	SEL	INPUT/OUTPUT	
		An	
L	H (DEFAULT)	An=nB2	FT4232
L	L	An=nB1	USER EXPANSION CONNECTOR

Designed for TI by Mistral Solutions Pvt Ltd



Title OLDI DISPLAY INTERFACE

Size PROC142A1(002)

Rev A1



Date: Monday, May 20, 2024

Sheet 37 of 44



CSI INTERFACE

R-Note :-
Based on End product requirement, interface
the CSI signals to respective attach devices

CSI CAMERA HEADER



USER TEST LEDS



Designed for TI by Mistral Solutions Pvt Ltd





Title	CSI INTERFACE & USER TEST LEDS
-------	--------------------------------

Size	PROC142A1(002)
C	


Rev
A1

Date:	Monday, May 20, 2024	Sheet	38	of	44
-------	----------------------	-------	----	----	----

IO EXPANDERS



MCASP1 FET SWITCH & BUFFER



OEn	SEL	INPUT/OUTPUT	
		An=nB2	An
L	H (DEFAULT)	An=nB2	MCASP1 - CODEC
L	L	An=nB1	MCASP1 - HDMI

Designed for TI by Mistral Solutions Pvt Ltd



Title IO EXPANDER


Size C PROC142A1(002)

Date: Monday, May 20, 2024

Sheet 39 of 44


Rev A1

AUDIO CODEC




AUDIO CODEC RESET

D-Note:-
Add a series resistor to the GPIO
input for isolation or testing
Refer SK-AM62P-LP schematics



CODEC I2C ADDRESS SELECTION

MFP0	MFP1	Device Address
0	0	0x18
0	1	0x19
1	0	0x1A
1	1	0x1B



Designed for TI by Mistral Solutions Pvt Ltd



Title	AUDIO CODEC
-------	-------------

Size	PROC142A1(002)
C	


Date: Monday, May 20, 2024

Sheet 40 of 44

Rev
A1


HDMI INTERFACE

R-Note :-
Verify the implementation with
the device manufacturer




HDMI ESD DEVICE

D-Note:-
Add bulk caps




D-Note:-
TPD12S016PWR has integrated pullup or pulldown resistors on the I2C and HPD lines hence no external pullup or pulldown required.

HDMI CONNECTOR



HDMI RESET

D-Note:-
Add a series resistor to the GPIO
input for isolation or testing
Refer SK-AM62P-LP schematics



Designed for TI by Mistral Solutions Pvt Ltd



Title	HDMI INTERFACE
-------	----------------


Size	PROC142A1(002
C	

Date: Monday, May 20, 2024


	F
	A

Sheet 41 of 44




SOC - GENERAL




OSCILLATOR



SOC - RESET



MCU POWER ON RESET




Designed for TI by Mistral Solutions Pvt Ltd



Title		OSCILLATOR	
Size	PROC142A1(002)		Rev
C			A1
Date:	Monday, May 20, 2024	Sheet	42 of 44


EXTERNAL RESET INPUT AND SCHMITT TRIGGER DEBOUNCE LOGIC

MCU WARM RESET





D-Note:-
LVCMOS inputs have slew rate specifications
Schmitt trigger is used for the slow ramp
pushbutton RC connected to the SoC warm
reset inputs
This is recommended when push button or RC is used.



DEBOUNCE CIRCUIT



SOC WARM RESET



USER INTERRUPT



Designed for TI by Mistral Solutions Pvt Ltd



Title RESET

Size C PROC142A1(002)

Rev A1

Date: Monday, May 20, 2024


Sheet 43 of 44

MOUNTING HARDWARE


ASSEMBLY NOTES

- 1. All MSL components should be baked as per JEDEC standard.
- 2. PCB should be baked at 120 degree for 8 hours.
- 3. Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
- 4. These assemblies are ESD sensitive, ESD precautions shall be observed.
- 5. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- 6. Provide serial numbers to the assembled boards for identification.
- 7. The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.

BARE PCB



LOGOs



LABELS

Board Serial No.




Assembly Revision



STANDOFF,SCREW & WASHER FOR PCIe M.2



FIDUCIALS



ORDERABLE PART NO



Oderable Part Number	
Variant	Label Text
001	SK-AM62-P1
002	SK-AM62B-P1

R-Note:-
Refer STRAP CONFIGURATION OF ETHERNET PHYS
page from SK-AM64B schematics

Designed for TI by Mistral Solutions Pvt Ltd



Title HARDWARE SCHEMATICS

Size PROC142A1(002)
C

Rev
A1

Date: Monday, May 20, 2024

Sheet 44 of 44