

# An Efficient, Flexible, Single-chip Power Solution for Skylake Processors

---



Puneet Sehgal



Most processor vendors are approaching the market with multiple versions of processor to address different applications. One example is the Skylake series of processors from Intel.

These multiple versions bring significant challenges to system designers: selecting the right power solution for each and maximizing the efficiency of the system. You must be thinking, “How I can efficiently design a supply that can power various versions?” If this is one of your design concerns, a single-chip solution could be your answer.

The [TPS650830](#) is a single-chip, flexible, efficient power management integrated circuit (PMIC) that can be used with all versions of the Skylake processor. It has several advantages for system designers:

- **System cost savings**
  - Significant space savings versus discrete solutions, with fewer passive components needed.
  - Lower system cost and lower component-management cost versus discrete solutions.
  - Integrated double data rate (DDR) 3L and low-power DDR 3/4 termination voltage (VTT) linear regulator.
- **Flexibility and scalability**
  - Supports type 3 and type 4 printed circuit boards (PCBs).
  - Programmable power-sequence control and monitor for voltage rails and load switches.
  - Full 2S, 3S and 4S battery support.
  - Full narrow-voltage DC/DC (NVDC) and non-NVDC support.
- **Low power consumption**
  - Low power/no-load condition with  $<100\mu\text{A}$  when device is off and  $<1\text{mA}$  in active mode.
  - Supports dynamic voltage scaling (DVS)/decay modes to save power.

This device can help improve the overall efficiency of a system by implementing schemes like adaptive, on-time control and decay modes.

Given these features and flexibility, which system you will design with the TPS650830?

---

**Additional Resources:**

- Read this application note on the [advantages of highly programmable DC/DC controllers](#) in the TPS65086x PMIC.
- Check out TI's [power reference design for the Skylake](#) platform.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated