



ABSTRACT

This migration guide describes the hardware and software differences to consider when moving between F2838x and F28P65x C2000™ MCUs. This document shows the block diagram between the two MCUs as a visual representation on what blocks are similar or different. It also highlights the features that are unique between the two devices for all available packages in a device comparison table. To facilitate application and hardware migration between F2838x and F28P65x devices, the PCB hardware section provides guidance on how to proceed with the common 176-pin package. The digital general-purpose input/output (GPIO) and analog multiplex comparison tables show pin functionality between the two MCUs. This serves as a reference for hardware design and signal routing when considering a move between the two devices.

Table of Contents

| | |
|---|-----------|
| 1 Feature Differences Between F2838x and F28P65x..... | 3 |
| 1.1 F2838x and F28P65x Feature Comparison..... | 3 |
| 2 PCB Hardware Changes..... | 6 |
| 2.1 PCB Hardware Changes for the 176-Pin PTP Package..... | 7 |
| 2.2 Use of Existing 176-Pin F2838x PCB Design..... | 8 |
| 2.3 176-Pin PTP New PCB Design | 13 |
| 2.4 337-BGA ZWT Application to 256-BGA ZEJ or 169-BGA NMR..... | 15 |
| 3 Feature Differences for System Consideration..... | 20 |
| 3.1 New Features in F28P65x..... | 20 |
| 3.2 Communication Module Changes..... | 22 |
| 3.3 Control Module Changes..... | 23 |
| 3.4 Analog Module Differences..... | 25 |
| 3.5 Other Device Changes..... | 29 |
| 3.6 Power Management..... | 34 |
| 3.7 Memory Module Changes..... | 34 |
| 3.8 GPIO Multiplexing Changes..... | 35 |
| 3.9 Analog Multiplexing Changes..... | 48 |
| 4 Application Code Migration From F2838x to F28P65x..... | 51 |
| 4.1 C2000Ware Header Files..... | 51 |
| 4.2 Linker Command Files..... | 51 |
| 4.3 C2000Ware Examples..... | 51 |
| 5 References..... | 51 |

List of Figures

| | |
|---|----|
| Figure 1-1. F2838x and F28P65x Overlaid Functional Block Diagram..... | 3 |
| Figure 2-1. F2838x and F28P65x 176-Pin Overlay | 7 |
| Figure 2-2. JTAG Connection Diagram..... | 9 |
| Figure 2-3. Dual Routing Technique..... | 13 |

List of Tables

| | |
|--|----|
| Table 1-1. F2838x and F28P65x Superset Device Comparison..... | 4 |
| Table 2-1. 176-Pin PTP Between F2838x and F28P65x..... | 8 |
| Table 2-2. GPIOINENACTRL Register Field Descriptions..... | 10 |
| Table 2-3. 176-P PTP Legend..... | 11 |
| Table 2-4. Mux Table Lookup for GPIO Number Changes..... | 11 |
| Table 2-5. 176-Pin PTP ADCD Resource Migration..... | 13 |
| Table 2-6. Common 176-Pin PTP PCB Design for F2838x and F28P65x..... | 14 |

Trademarks

| | |
|---|----|
| Table 2-7. F2838x and F28P65x BGA Analog Channel Comparison..... | 15 |
| Table 2-8. F2838x and F28P65x BGA Digital Channel Comparison..... | 16 |
| Table 2-9. F2838x and F28P65x Pin Summaries..... | 20 |
| Table 3-1. Communication Module Instances..... | 22 |
| Table 3-2. Control Module Differences..... | 23 |
| Table 3-3. Analog Module Differences..... | 25 |
| Table 3-4. Pie Table Legend..... | 30 |
| Table 3-5. Pie Table Overlay..... | 30 |
| Table 3-6. Bootrom Comparison Table..... | 31 |
| Table 3-7. Boot options Legend..... | 31 |
| Table 3-8. Bootloaders and GPIO Assignment Comparison..... | 31 |
| Table 3-9. Boot Modes Comparison..... | 32 |
| Table 3-10. CLB and Motor Control Libraries..... | 33 |
| Table 3-11. ERAD Module Differences..... | 33 |
| Table 3-12. AGPIO Configuration for GPIOy..... | 34 |
| Table 3-13. RAM and FLASH memory changes..... | 35 |
| Table 3-14. GPIO Mux Legend..... | 36 |
| Table 3-15. GPIO Mux Overlay Table..... | 36 |
| Table 3-16. Analog Mux Legend..... | 48 |
| Table 3-17. Analog Mux Overlay Table..... | 48 |

Trademarks

C2000™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

1 Feature Differences Between F2838x and F28P65x

The 176-pin is the only common package between F2838x and F28P65x. It is possible to migrate between F2838x and F28P65x with the caveats in this document taken into account.

Note

This comparison guide focuses on the superset devices: F28388 and F28P65X. Other part numbers in this product family have reduced feature support. For details specific to part numbers, see the device-specific data sheet.

1.1 F2838x and F28P65x Feature Comparison

An overlaid block diagram of F2838x and F28P65x is shown in [Figure 1-1](#) while feature comparison of the superset part numbers for the F2838x and F28P65x devices is shown in the following table.




Figure 1-1. F2838x and F28P65x Overlaid Functional Block Diagram

Table 1-1. F2838x and F28P65x Superset Device Comparison

| FEATURE | F2838x | | F28P65x | | | |
|---|--|-----------------------|-------------|-------------|-----------------------|--------------|
| | 176-Pin PTP | 337-Ball ZWT | 100-Pin PZP | 176-Pin PTP | 169-Ball NMR | 256-Ball ZEJ |
| C28x Subsystem | | | | | | |
| C28x | Number | 2 | | | 2 | |
| | Frequency (MHz) | 200 | | | 200 | |
| | 32-bit and 64-bit Floating-Point Unit (FPU) | Yes | | | Yes | |
| | VCRC | Yes | | | Yes | |
| | TMU - Type 0 | Yes | | | Yes | |
| | C28x Lockstep (LCM) | No | | | Yes | |
| CLA - Type2 | Number | 2 | | | 1 | |
| | Frequency (MHz) | 200 | | | 200 | |
| C28x Flash | | 1MB (512KW) | | | 1.28MB(640KW) | |
| C28x RAM | Dedicated RAM | 24KB (12KW) | | | 104KB (52KW) | |
| | Local Shared RAM | 64KB(32KW) | | | 64KB (32KW) | |
| | Global Shared RAM | 128KB(64KW) | | | 80KB (40KW) | |
| | Total RAM | 216KB(108KW) | | | 248KB (124KW) | |
| Background Cyclic Redundancy Check (BGCRC) module | | 4 (1 per CPU and CLA) | | | 3 (1 per CPU and CLA) | |
| Configurable Logic Block (CLB) | | 8 tiles | | | 6 tiles | |
| 32-bit CPU Timers | | 6 (3 per CPU) | | | 6 (3 per CPU) | |
| 6-Channel DMA - Type 0 | | 2 (1 per CPU) | | | 2 (1 per CPU) | |
| Dual-zone Code Security Module (DCSM) for on-chip flash and RAM | | Yes | | | Yes | |
| Advanced Encryption Standard (AES) Accelerator | | Yes (on CM side) | | | Yes | |
| Embedded Real-time Analysis and Diagnostic (ERAD) | | Yes | | | Yes | |
| EMIF | EMIF1 (16-bit or 32-bit) | 1 | — | | 1 | |
| | EMIF2 (16-bit) | — | 1 | | — | |
| External Interrupts | | 5 | | | 5 | |
| Message RAM | C28x CPU1, C28x CPU2 and Cortex-M4 for 2838x | 24KB (12KW) | | | 4KB (2KW) | |
| | C28x CPUs and CLAs | 1KB (0.5KW) | | | 0.5KB (0.25KW) | |
| | DMAs and CLAs | 1KB (0.5KW) | | | 0.5KB (0.25KW) | |
| Non-maskable Interrupt Watchdog (NMIWD) timers | | 2 (1 per CPU) | | | 2 (1 per CPU) | |
| Watchdog (WD) timers | | 2 (1 per CPU) | | | 2 (1 per CPU) | |
| Pins and Power Supply | | | | | | |
| Internal 3.3v to 1.2v Voltage Regulator | | — | | | Yes | |
| GPIO | I/O Pins (shared by CPU1, CPU2 and CM for 2838x) | 97 | 169 | 49 | 106 | 98 |
| | Input XBAR | Yes | | | Yes | |
| | Output XBAR | Yes | | | Yes | |
| AIO (analog with digital inputs) | | — | | 13 | 14 | 13 |
| AGPIO (analog with digital inputs and outputs) | | — | | 11 | 22 | 21 |
| Connectivity Manager (CM) Subsystem | | | | | | |
| Arm Cortex-M4 Frequency (MHz) | | 125 | | | — | |
| Flash on Cortex-M4 | | 512KB | | | — | |

Table 1-1. F2838x and F28P65x Superset Device Comparison (continued)

| FEATURE | F2838x | | F28P65x | | | | | | |
|---|--|---------------------|-----------------------------------|---------------------|--------------|--------------|----|--|--|
| | 176-Pin PTP | 337-Ball ZWT | 100-Pin PZP | 176-Pin PTP | 169-Ball NMR | 256-Ball ZEJ | | | |
| RAM on Cortex-M4 | 96KB | | – | | | | | | |
| CPU Timers | 3 | | – | | | | | | |
| Generic Cyclic Redundancy Check (GCRC) module | 1 | | – | | | | | | |
| Memory Protection Unit (MPU) for Cortex-M4, μDMA, and Ethernet DMA | 3 | | – | | | | | | |
| CM Non-maskable Interrupt (CMNMI) Module | 1 | | – | | | | | | |
| Trace Port Interface Unit (TPIU) | 1 | | – | | | | | | |
| μDMA | 1 | | – | | | | | | |
| Watchdog (WD) timer | 1 | | – | | | | | | |
| C28x Analog peripherals | | | | | | | | | |
| Analog-to-Digital Converter (ADC) (configurable to 12-bit or 16-bit) | 4 - Core: Type 4; Wrapper: Type 3 | | 3 - Core: Type 4; Wrapper: Type 4 | | | | | | |
| ADC 16-bit mode | MSPS | 1.1 | | 1.1 | | | | | |
| | Conversion Time (ns) | 915 | | 915 | | | | | |
| ADC 12-bit mode | MSPS | 3.5 | | 3.5 | | | | | |
| | Conversion Time (ns) | 280 | | 280 | | | | | |
| ADC Input channels (single-ended mode) | | 20 | 24 | 24 | 36 | 34 | 40 | | |
| ADC Input channels (differential mode) | | 9 | 12 | 11 | 18 | 17 | 19 | | |
| Temperature Sensor | 1 | | 1 | | | | | | |
| Comparator subsystem (CMPSS) (each CMPSS has two comparators and two internal DACs) | 8 | | 11 | | | | | | |
| Buffered Digital-to-Analog Converter (DAC) | 3 | | 2 | | | | | | |
| C28x Control Peripherals | | | | | | | | | |
| eCAP/HRCAP | Total inputs | 7 - Type 2 | | 7 - Type 3 | | | | | |
| | Channels with high-resolution capability | 2 (eCAP6 and eCAP7) | | 2 (eCAP6 and eCAP7) | | | | | |
| ePWM/HRPWM | Total channels | 32 - Type 4 | | 36 - Type 5 | | | | | |
| | Channels with high-resolution capability | 16 (ePWM1-ePWM8) | | 36 (ePWM1-ePWM18) | | | | | |
| ePWM XBAR | Yes | | Yes | | | | | | |
| eQEP modules - Type 2 | 3 | | 6 | | | | | | |
| SDFM channels - Type 2 | 8 | | 16 | | | | | | |
| C28x Communications Peripherals | | | | | | | | | |
| Fast Serial Interface (FSI) RX | 8 - Type 1 | | 4 - Type 2 | | | | | | |
| Fast Serial Interface (FSI) TX | 2 - Type 1 | | 2 - Type 2 | | | | | | |
| Inter-Integrated Circuit (I2C) | 2 - Type 0 | | 2 - Type 1 | | | | | | |
| Multi-channel Buffered Serial Port (McBSP) - Type 1 | 2 | | – | | | | | | |
| Power Management Bus (PMBus) - Type 0 | 1 | | 1 | | | | | | |
| Local Interconnect Network (LIN) - Type 1 | – | | 2 | | | | | | |
| Serial Communications Interface (SCI) - Type 0 (UART-compatible) | 4 | | 2 | | | | | | |
| Serial Peripheral Interface (SPI) - Type 2 | 4 | | 4 | | | | | | |
| Controller Area Network (CAN) 2.0B - Type 0 | 2 | | 1 | | | | | | |
| CAN with Flexible Data-Rate (CAN-FD) | 1 - Type 0 | | 2 - Type 2 | | | | | | |

Table 1-1. F2838x and F28P65x Superset Device Comparison (continued)

| FEATURE | F2838x | | F28P65x | | | | | | | |
|---|----------------|--------------|-------------|-------------|--------------|--------------|--|--|--|--|
| | 176-Pin PTP | 337-Ball ZWT | 100-Pin PZP | 176-Pin PTP | 169-Ball NMR | 256-Ball ZEJ | | | | |
| Ethernet for Control Automation Technology (EtherCAT) | 1 | – | 1 | | | | | | | |
| Universal Asynchronous Receiver-Transmitter (UART) | – | 2 | | | | | | | | |
| Universal Serial Bus (USB) - Type 0 | 1 | 1 | | | | | | | | |
| Connectivity Manager (CM) Communications Peripherals | | | | | | | | | | |
| Ethernet Media Access Controller (EMAC) | 1 | – | | | | | | | | |
| CM Inter-Integrated Circuit (CM-I2C) | 1 | – | | | | | | | | |
| Synchronous Serial Interface (SSI) | 1 | – | | | | | | | | |
| CM Universal Asynchronous Receiver-Transmitter (CM-UART) | 1 | – | | | | | | | | |
| Temperature and Qualification | | | | | | | | | | |
| Junction Temperature (T _J) | –40°C to 150°C | | | | | | | | | |
| Free-Air Temperature (T _A) | –40°C to 125°C | | | | | | | | | |
| Package Options with AEC-Q100 Qualification available | Yes | Yes | Yes | Yes | No | Yes | | | | |

2 PCB Hardware Changes

The common package between F2838x and F28P65x devices is 176-Pin PTP. It is possible to drop-in a 176-pin F28P65x device on an existing F2838x application board and this section covers how to go about such migration and other considerations for pin assignments that have changed. The drop-in migration is covered in [Section 2.2](#)

A supplemental topic has been added to this section about designing a common 176-Pin board to accommodate both F2838x and F28P65x device for early development with F2838x that would eventually be replaced with F28P65x part. This topic is covered in [Section 2.3](#)

In some cases, an existing application on the superset F2838x 337-BGA ZWT package might be moving to either the F28P65x 256-BGA ZEJ or 169-BGA NMR package. [Section 2.4](#) provides some guidelines when considering F28P65x BGA devices.

Note

Overall compatibility depends on more than just the pins. Review all the changes in this document during the migration process.

2.1 PCB Hardware Changes for the 176-Pin PTP Package

This section describes the F2838x and F28P65x pin differences and similarities that exist in the 176-Pin PTP package. [Figure 2-1](#) is an overlay diagram between the two devices that categorize compatibility of the pins.




Figure 2-1. F2838x and F28P65x 176-Pin Overlay

2.2 Use of Existing 176-Pin F2838x PCB Design

Considerations for the use of existing F2838x 176P PCB design with with a F28P65x device is covered in this section. The following table outlines the migration.

For the color legend, see [Figure 2-1](#).

For certain pins, GPIO number assignments have moved to different pin positions in F28P65x. Additionally, F28P65x ADCD is not available, however the F2838x ADCD pin resources are now ADCA and ADCB channels in F28P65x. [Section 2.2.3](#) covers the migration that need to take place for the GPIO and ADC changes between F2838x and F28P65x devices.

Table 2-1. 176-Pin PTP Between F2838x and F28P65x

| Pin No | Pin Name | | Transition Type | Action | |
|--|-----------------|------------------|---|---|--|
| | F2838x | F28P65x | | F2838x to F28P65x | F28P65x to F2838x |
| Minor Incompatibility - Signals in Common ¹ | | | | | |
| 29 | ADCINC4 | ADCINC4/GPIO205 | Common Analog Channel | Use ADCINC4 | |
| 30 | ADCINC3 | ADCINC3/GPIO206 | | Use ADCINC3 | |
| 31 | ADCINC2 | ADCINC2/AIO237 | | Use ADCINC2 | |
| 38 | ADCINA5 | ADCINA5/AIO232 | | Use ADCINA5 | |
| 39 | ADCINA4 | ADCINA4/AIO231 | | Use ADCINA4 | |
| 40 | ADCINA3 | ADCINA3/AIO230 | | Use ADCINA3 | |
| 41 | ADCINA2 | ADCINA2/AIO229 | | Use ADCINA2 | |
| 42 | ADCINA1 | ADCINA1/AIO228 | | Use ADCINA1 | |
| 43 | ADCINA0 | ADCINA0/AIO227 | | Use ADCINA0 | |
| 44 | ADCIN14 | ADCIN14/AIO225 | | Use ADCIN14 | |
| 45 | ADCIN15 | ADCIN15/AIO226 | | Use ADCIN15 | |
| 46 | ADCINB0 | ADCINB0/AIO233 | | Use ADCINB0 | |
| 47 | ADCINB1 | ADCINB1/AIO234 | | Use ADCINB1 | |
| 48 | ADCINB2 | ADCINB2/AIO235 | | Use ADCINB2 | |
| 49 | ADCINB3 | ADCINB3/AIO236 | | Use ADCINB3 | |
| 77 | TDI | GPIO222/TDI | Common JTAG | Use TDI | |
| 78 | TDO | GPIO223/TDO | | Use TDO | |
| 92 | ERRORSTS | GPIO224/ERRORSTS | Common ERROR Pin | Use ERRORSTS | |
| Medium Incompatibility - Different Signals, Same Type | | | | | |
| 119 | NC (no-connect) | VREGENZ | VREGENZ Function GPIO Function Compatible. Software needs to account for the change in GPIO assignment on these pins. | Leave pin floating or tie to VDDIO. The internal pullup on this pin will enable external VREG mode operation on F28P65x which will make it compatible with F2838x | |
| 22 | GPIO22 | ADCINC0/GPIO199 | | Update code to GPIO199 | Update code to GPIO22 |
| 23 | GPIO23 | ADCINC9/GPIO200 | | Update code to GPIO200 | Update code to GPIO23 |
| 24 | GPIO24 | ADCINC8/GPIO201 | | Update code to GPIO201 | Update code to GPIO24 |
| 25 | GPIO25 | ADCINC7/GPIO202 | | Update code to GPIO202 | Update code to GPIO25 |
| 27 | GPIO26 | ADCINC6/GPIO203 | | Update code to GPIO203 | Update code to GPIO26 |
| 28 | GPIO27 | ADCINC5/GPIO204 | | Update code to GPIO204 | Update code to GPIO27 |
| 63 | GPIO30 | ADCINA11/GPIO214 | | Update code to GPIO214 | Update code to GPIO30 |
| 64 | GPIO28 | ADCINB4/GPIO215 | | Update code to GPIO215 | Update code to GPIO28 |
| 65 | GPIO29 | ADCINB5/GPIO216 | | Update code to GPIO216 | Update code to GPIO29 |
| 66 | GPIO31 | ADCINB8/GPIO217 | | Update code to GPIO217 | Update code to GPIO31 |
| 67 | GPIO32 | ADCINB9/GPIO218 | | Update code to GPIO218 | Update code to GPIO32 |
| 56 | ADCIND0 | ADCINB7 | Analog Function Compatible | Update code to ADCINB7 | Update code to ADCIND0 |
| 57 | ADCIND1 | ADCINA6 | | Update code to ADCINA6 | Update code to ADCIND1 |
| 58 | ADCIND2 | ADCINA7 | | Update code to ADCINA7 | Update code to ADCIND2 |
| 59 | ADCIND3 | ADCINA8 | | Update code to ADCINA8 | Update code to ADCIND3 |
| 60 | ADCIND4 | ADCINA9 | | Update code to ADCINA9 | Update code to ADCIND4 |
| Major incompatibility - Different Signals and Types | | | | | |
| 79 | TRSTn | GPIO30 | TRSTn Function | Do not use as GPIO as this has a 2.2k pulldown resistor. The pin should be left as a no-connect. Refer to Section 2.2.1 for more details | Use as TRSTn pin with a 2.2k pulldown resistor |


Table 2-1. 176-Pin PTP Between F2838x and F28P65x (continued)

| Pin No | Pin Name | | Transition Type | Action | |
|--------|----------|------------------|---------------------|--|------------------------------|
| | F2838x | F28P65x | | F2838x to F28P65x | F28P65x to F2838x |
| 11 | VDDIO | GPIO22 | Power to GPIO | Connect to 3.3V Supply. Ensure the GPIO is not configured as output | Use as VDDIO |
| 20 | VDDIO | GPIO106 | | | |
| 82 | VDDIO | GPIO26 | | Connect to 1.2V Supply. Disable digital input for GPIO. The appropriate bit in the GPIOINENACTRL register must be set to enable the input buffer. See Section 2.2.2 for more details | Use as VDD |
| 106 | VDDIO | GPIO105 | | | |
| 116 | VDDIO | GPIO32 | | | |
| 125 | VDDIO | GPIO27 | | | |
| 147 | VDDIO | GPIO104 | | | |
| 159 | VDDIO | GPIO24 | | | |
| 126 | VDD | GPIO103 | Power To Analog | Option to use the analog channels to monitor VDD, VDDIO, VREFLO or VREFHI signals | Use as VDD |
| 153 | VDD | GPIO25 | | | |
| 158 | VDD | GPIO31 | | | |
| 61 | VDD | ADCINA10/GPIO213 | Reference to Analog | | Use as VDD |
| 20 | VDDIO | ADCINC1/GPIO198 | | | |
| 68 | VDDIO | ADCINB10/GPIO219 | | | |
| 51 | VREFLOD | ADCINB11 | Test Pads to GPIO | Use as GPIO pins if routed properly in board | Use as analog reference pins |
| 55 | VREFHID | ADCINB6 | | | |
| 73 | FLT1 | GPIO29 | Test Pads to GPIO | Use as test pads | |
| 74 | FLT2 | GPIO28 | | | |

(1) Channel to use selected in software

2.2.1 JTAG TRSTn No-Connect

When migrating from the F2838x to the F28P65x device, the TRSTn pin in the JTAG connection should be left as a no-connect. For a visualization, see [Figure 2-2](#).


Figure 2-2. JTAG Connection Diagram

2.2.2 GPIO Input Buffer Control Register

The GPIO input buffer control register (GPIOINENACTRL) configures whether the input buffer is enabled or disabled. Default setting is disabled. In the case where the corresponding GPIO is connected to VDD after migrating to F28P65x, the appropriate GPIO bit in this register has to be set to '1' to prevent errors when powering up the F28P65x device. This register is in the analog subsystem, which has a base address of 0x0005 D700. GPIOINENACTRL has an offset of 0x134.

Table 2-2. GPIOINENACTRL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
|------|----------|------|-------|---|
| 31-6 | RESERVED | R | 0h | Reserved |
| 5 | GPIO103 | R/W | 1h | One time configuration for GPIO103 to decide whether Input buffer (INENA control) is enabled or disabled 0 - Input buffer is disabled 1 - Input buffer is enabled Reset type: XRSn |
| 4 | GPIO46 | R/W | 1h | One time configuration for GPIO46 to decide whether Input buffer (INENA control) is enabled or disabled 0 - Input buffer is disabled 1 - Input buffer is enabled Reset type: XRSn |
| 3 | GPIO31 | R/W | 1h | One time configuration for GPIO31 to decide whether Input buffer (INENA control) is enabled or disabled 0 - Input buffer is disabled 1 - Input buffer is enabled Reset type: XRSn |
| 2 | GPIO25 | R/W | 1h | One time configuration for GPIO25 to decide whether Input buffer (INENA control) is enabled or disabled 0 - Input buffer is disabled 1 - Input buffer is enabled Reset type: XRSn |
| 1 | GPIO23 | R/W | 1h | One time configuration for GPIO23 to decide whether Input buffer (INENA control) is enabled or disabled 0 - Input buffer is disabled 1 - Input buffer is enabled Reset type: XRSn |
| 0 | GPIO0 | R/W | 1h | One time configuration for GPIO0 to decide whether Input buffer (INENA control) is enabled or disabled 0 - Input buffer is disabled 1 - Input buffer is enabled Reset type: XRSn |

2.2.3 176-Pin GPIO Pin/Multiplex and ADCD Considerations

[Section 2.2.3.1](#) outlines the GPIO number and the corresponding peripheral multiplex pin functions of certain pin positions that changed from F2838x to F28P65x. Most of the peripheral functions on these pin positions were retained for both devices, with the exception of a few, as shown on the table. Examples below illustrate how to account for the GPIO number and peripheral function changes:

- If in F2838x application, pin 22 is used as GPIO22 SCIB_TX (mux position 3) pin and F28P65x device is dropped-in, GPIO pin assignment has to be changed to GPIO199 SCIB_TX (mux positon 3) in the software
- If in F2838x application, pin 24 is used as GPIO24 SPIB_SIMO (mux position 5) pin and F28P65x is dropped-in, GPIO pin assignment has to be changed to GPIO201 SPIB_PICO (mux position 6) in the software

[Section 2.2.3.2](#) outlines the ADC channels that will take the position of ADCD module when moving from F2838x to F28P65x. Change the ADC channel setup accordingly depending on which function/channel assignment is allocated based on the table

2.2.3.1 176-Pin PTP Pins With Different GPIO Assignment

Table 2-3. 176-P PTP Legend

| Color | Description |
|-------|-----------------------------|
| | Common for both devices |
| Red | Applicable only for F2838x |
| Green | Applicable only for F28P65x |

Note

For the mux table below, there would be instances where SPI pins will show differences, but this will be only with the name. Functionality will be the same. Name change in F28P65x are as follows:

- SPI_SOMI to SPI_POCI
- SPI_SIMO to SPI_PICO
- SPI_STE to SPI_PTE

Table 2-4. Mux Table Lookup for GPIO Number Changes

| Pin | 0, 4, 8, 12 | 1 | 2 | 3 | 5 | 6 | 7 | 9 | 10 | 11 | 13 | 14 | 15 |
|-----|-------------|--------------|-------------|-------------|-----------|------------|--------------|-------------|---------------|---------------|---------------|-------------|----------------|
| 22 | GPIO22 | EQEP1_STROBE | MCLKXA | SCIB_TX | EPWM12_A | SPIB_CLK | SD1_D4 | MCANA_T_X | EMIF1_RAS | TRACE_DATA2 | FSIRXF_D_1 | SPIC_CLK | ESC_TX1_DATA0 |
| | GPIO199 | | EPWM17_A | | | | | | | | | | |
| 23 | GPIO23 | EQEP1_INDEX | MFSXA | SCIB_RX | EPWM12_B | SPIB_STEn | SD1_C4 | MCANA_RX | EMIF1_CAS | TRACE_DATA3 | FSIRXF_C_LK | SPIB_STEn | ESC_PHY_RESETn |
| | GPIO200 | | EPWM17_B | | | SPIB_PTE | | | | ESC_TX1_DATA1 | | SPIB_PTE | |
| 24 | GPIO24 | OUTPUTXBAR1 | MDXB | SPIB_SIMO | SD2_D1 | PMBUSA_SCL | EMIF1_D_QM0 | TRACE_CLK | EPWM13_A | FSIRXG_D0 | | | ESC_RX0_CLK |
| | GPIO201 | | EPWM18_A | LINB_TX | SPIB_PICO | SD2_D1 | PMBUSA_SCL | EMIF1_DQM0 | ESC_TX1_DATA2 | EPWM13_A | ESC_RX0_DATA1 | ESC_RX0_CLK | |
| 25 | GPIO25 | OUTPUTXBAR2 | MDRB | SPIB_SOMI | SD2_C1 | PMBUSA_SDA | EMIF1_D_QM1 | TRACE_SWO | EPWM13_B | FSITXA_D_1 | FSIRXG_D1 | | ESC_RX0_DV |
| | GPIO202 | | EPWM18_B | LINB_RX | SPIB_POCI | SD2_C1 | PMBUSA_SDA | EMIF1_DQM1 | ESC_TX1_DATA3 | EPWM13_B | FSITXA_D1 | ESC_RX0_DV | |
| 27 | GPIO26 | OUTPUTXBAR3 | MCLKXB | OUTPUTXBAR3 | SPIB_CLK | SD2_D2 | PMBUSA_ALERT | EMIF1_DQM2 | ESC_MDIO_CLK | EPWM14_A | FSITXA_D0 | FSIRXG_CLK | EPWM8_B |
| | GPIO203 | | SPIA_POCI | | | SD3_D1 | | | | | | FSITXA_D0 | |
| 28 | GPIO27 | OUTPUTXBAR4 | MFSXB | OUTPUTXBAR4 | SPIB_STEn | SD2_C2 | PMBUSA_CTL | EMIF1_DQM3 | ESC_MDIO_DATA | EPWM14_B | FSITXA_CLK | FSIRXH_D0 | SD1_D3 |
| | GPIO204 | | SPIA_CLK | | SPIB_PTE | | | | | | | FSITXA_CLK | |
| 64 | GPIO28 | SCIA_RX | OUTPUTXBAR5 | EQEP3_A | SD2_D3 | EMIF1_CS2n | EPWM15_A | FSIRXH_D1 | | | | | EMIF1_D1_2 |
| | GPIO215 | | CANA_RX | OUTPUTXBAR5 | EQEP3_A | SD2_D3 | EMIF1_CS2n | I2CB_SDA | SPIC_POCI | EPWM15_A | LINA_TX | EMIF1_D1_2 | |
| 65 | GPIO29 | SCIA_TX | OUTPUTXBAR6 | EQEP3_B | SD2_C3 | EMIF1_CS3n | ESC_LAT_CH0 | ESC_I2C_SDA | EPWM15_B | ESC_SYN_C0 | FSIRXH_CLK | | EMIF1_D1_3 |
| | GPIO216 | | SPID_CLK | OUTPUTXBAR6 | EQEP3_B | SD2_C3 | EMIF1_CS3n | ESC_LATCH0 | ESC_I2C_SDA | EPWM15_B | ESC_SYNC0 | EMIF1_D1_3 | |

Table 2-4. Mux Table Lookup for GPIO Number Changes (continued)

| Pin | 0, 4, 8, 12 | 1 | 2 | 3 | 5 | 6 | 7 | 9 | 10 | 11 | 13 | 14 | 15 |
|-----|-------------|----------|------------|-----------|------------------|--------------|------------------|-------------|------------|-------------|----------|-----------|------------|
| 63 | GPIO30 | CANA_RX | EMIF1_CLK | MCANA_RX | OUTPUTXBAR7 | EQEP3_STROBE | SD2_D4 | EMIF1_CS_4n | ESC_LATCH1 | ESC_I2C_SCL | EPWM16_A | ESC_SYNC1 | SPID_SIM_O |
| | GPIO214 | | | | | | | | | | | | SPID_PIC_O |
| 66 | GPIO31 | CANA_TX | EMIF1_WEn | MCANA_TX | OUTPUTXBAR8 | EQEP3_INDEX | SD2_C4 | EMIF1_R_NW | I2CA_SDA | CM-I2CA_SDA | EPWM16_B | SPID_SOMI | |
| | GPIO217 | | | | | | | | | SPID_PTE | | LINB_TX | SPID_PO_CI |
| 67 | GPIO32 | I2CA_SDA | EMIF1_CS0n | SPIA_SIMO | CLB_OUTPUTXB_AR1 | EMIF1_OEn | I2CA_SCL | CM-I2CA_SCL | SPID_CLK | | | | SPID_CLK |
| | GPIO218 | | | SPIA_PICO | EQEP4_A | LINB_TX | CLB_OUTPUTXB_AR1 | EMIF1_OEn | I2CA_SCL | | | | |

2.2.3.2 ADCD Channel Migration

Table 2-5. 176-Pin PTP ADCD Resource Migration

| Pin No | Pin Name | | Transition Type | Action | |
|--------|----------|----------|----------------------------|--|------------------------------|
| | F2838x | F28P65x | | F2838x to F28P65x | F28P65x to F2838x |
| 56 | ADCIND0 | ADCINB7 | Analog Function Compatible | Update code to ADCINB7 | Update code to ADCIND0 |
| 57 | ADCIND1 | ADCINA6 | | Update code to ADCINA6 | Update code to ADCIND1 |
| 58 | ADCIND2 | ADCINA7 | | Update code to ADCINA7 | Update code to ADCIND2 |
| 59 | ADCIND3 | ADCINA8 | | Update code to ADCINA8 | Update code to ADCIND3 |
| 60 | ADCIND4 | ADCINA9 | | Update code to ADCINA9 | Update code to ADCIND4 |
| 51 | VREFL0D | ADCINB11 | Reference to Analog | ADCINB11 can be used to sample VREFLO signal | Use as analog reference pins |
| 55 | VREFH0D | ADCINB6 | | ADCINB6 can be used to sample VREFHI signal | |

2.3 176-Pin PTP New PCB Design

If developing an application on an existing 176-Pin F2838x hardware, skip this section as this covers new PCB design that accommodates both F2838x and F28P65x devices. This is to enable early development on F28P65x using existing F2838x 176-Pin device where dual routing technique as illustrated in [Figure 2-3](#). The complete pin usage recommendation is outlined in the following table.




Figure 2-3. Dual Routing Technique

For the color legend, see [Figure 2-1](#).

Table 2-6. Common 176-Pin PTP PCB Design for F2838x and F28P65x

| Pin No | Pin Name | | Transition Type | Action | |
|---|-----------------|------------------|--|---|------------------------------------|
| | F2838x | F28P65x | | F2838x to F28P65x | F28P65x to F2838x |
| Minor Incompatibility - Signals in Common | | | | | |
| 29 | ADCINC4 | ADCINC4/GPIO205 | Common Analog Channel | Use ADCINC4 | |
| 30 | ADCINC3 | ADCINC3/GPIO206 | | Use ADCINC3 | |
| 31 | ADCINC2 | ADCINC2/AIO237 | | Use ADCINC2 | |
| 38 | ADCINA5 | ADCINA5/AIO232 | | Use ADCINA5 | |
| 39 | ADCINA4 | ADCINA4/AIO231 | | Use ADCINA4 | |
| 40 | ADCINA3 | ADCINA3/AIO230 | | Use ADCINA3 | |
| 41 | ADCINA2 | ADCINA2/AIO229 | | Use ADCINA2 | |
| 42 | ADCINA1 | ADCINA1/AIO228 | | Use ADCINA1 | |
| 43 | ADCINA0 | ADCINA0/AIO227 | | Use ADCINA0 | |
| 44 | ADCIN14 | ADCIN14/AIO225 | | Use ADCIN14 | |
| 45 | ADCIN15 | ADCIN15/AIO226 | | Use ADCIN15 | |
| 46 | ADCINB0 | ADCINB0/AIO233 | | Use ADCINB0 | |
| 47 | ADCINB1 | ADCINB1/AIO234 | | Use ADCINB1 | |
| 48 | ADCINB2 | ADCINB2/AIO235 | | Use ADCINB2 | |
| 49 | ADCINB3 | ADCINB3/AIO236 | | Use ADCINB3 | |
| 77 | TDI | GPIO222/TDI | Common JTAG | Use TDI | |
| 78 | TDO | GPIO223/TDO | | Use TDO | |
| 92 | ERRORSTS | GPIO224/ERRORSTS | Common ERROR Pin | Use ERRORSTS | |
| Medium Incompatibility - Different Signals, Same Type | | | | | |
| 56 | ADCIND0 | ADCINB7 | Analog Function Compatible | Update code to ADCINB7 | Update code to ADCIND0 |
| 57 | ADCIND1 | ADCINA6 | | Update code to ADCINA6 | Update code to ADCIND1 |
| 58 | ADCIND2 | ADCINA7 | | Update code to ADCINA7 | Update code to ADCIND2 |
| 59 | ADCIND3 | ADCINA8 | | Update code to ADCINA8 | Update code to ADCIND3 |
| 60 | ADCIND4 | ADCINA9 | | Update code to ADCINA9 | Update code to ADCIND4 |
| 119 | NC (no-connect) | VREGENZ | VREG | Leave pin floating or tie to VDDIO. The internal pullup on this pin will enable external VREG mode operation on F28P65x which will make it compatible with F2838x | |
| Medium incompatibility - Dual routing ¹ | | | | | |
| 22 | GPIO22 | ADCINC0/GPIO199 | Dual PCB Route, through 0-Ohm Resistor or DNP to either GPIO channel or Power pin. | Dual route (A) to Pin 22 and Pin 11 | |
| 23 | GPIO23 | ADCINC9/GPIO200 | | Dual route (A) to Pin 23 and Pin 16 | |
| 24 | GPIO24 | ADCINC8/GPIO201 | | Dual route (A) to Pin 24 and Pin 159 | |
| 25 | GPIO25 | ADCINC7/GPIO202 | | Dual route (A) to Pin 25 and Pin 153 | |
| 27 | GPIO26 | ADCINC6/GPIO203 | | Dual route (A) to Pin 27 and Pin 82 | |
| 28 | GPIO27 | ADCINC5/GPIO204 | | Dual route (A) to Pin 28 and Pin 125 | |
| 63 | GPIO30 | ADCINA11/GPIO214 | | Dual route (A) to Pin 63 and Pin 79, consult datasheet for F2838x TRSTn requirement | |
| 64 | GPIO28 | ADCINB4/GPIO215 | | Dual route (A) to Pin 64 and Pin 74 | |
| 65 | GPIO29 | ADCINB5/GPIO216 | | Dual route (A) to Pin 65 and Pin 73 | |
| 66 | GPIO31 | ADCINB8/GPIO217 | | Dual route (A) to Pin 66 and Pin 158 | |
| 67 | GPIO32 | ADCINB9/GPIO218 | | Dual route (A) to Pin 67 and Pin 116 | |
| Medium incompatibility - Dual routing ² | | | | | |
| 55 | VREFHID | ADCINB6 | Dual PCB Route, through 0-Ohm Resistor or DNP to GPIO/AGPIO channel or Power pin. | Populate 0 ohm resistor to ADCINB6 | Populate 0 ohm resistor to VREFHID |
| 51 | VREFL0D | ADCINB11 | | Populate 0 ohm resistor to ADCINB11 | Populate 0 ohm resistor to VREFL0D |
| 79 | TRSTn | GPIO30 | | Populate 0 ohm resistor to GPIO30 | Populate 0 ohm resistor to TRSTn |
| 20 | VDDIO | GPIO106 | | Populate 0 ohm resistor to VDDIO | |
| 106 | VDDIO | GPIO105 | | Populate 0 ohm resistor to VDD | |
| 147 | VDDIO | GPIO104 | | Populate 0 ohm resistor to VDD | |
| 20 | VDDIO | ADCINC1/GPIO198 | | Populate 0 ohm resistor to VDD | |
| 68 | VDDIO | ADCINB10/GPIO219 | | Populate 0 ohm resistor to VDD | |
| 61 | VDD | ADCINA10/GPIO213 | | Populate 0 ohm resistor to VDD | |
| 153 | VDD | GPIO25 | | Populate 0 ohm resistor to VDD | |
| 158 | VDD | GPIO31 | | Populate 0 ohm resistor to VDD | |
| 126 | VDD | GPIO103 | | Populate 0 ohm resistor to VDD | |

¹ Use Dual Routing example diagram (A) in [Figure 2-3](#)

² Use Dual Routing example diagram (B) in [Figure 2-3](#)

Table 2-6. Common 176-Pin PTP PCB Design for F2838x and F28P65x (continued)

| Pin No | Pin Name | | Transition Type | Action | |
|--------|----------|---------|--|---|-------------------------------------|
| | F2838x | F28P65x | | F2838x to F28P65x | F28P65x to F2838x |
| 74 | FLT2 | GPIO28 | Dual PCB Route, through 0-Ohm Resistor or DNP to GPIO channel or FLT | Populate 0 ohm resistor to GPIO channel | Populate 0 ohm resistor to FLT pads |
| 73 | FLT1 | GPIO29 | | | |

2.4 337-BGA ZWT Application to 256-BGA ZEJ or 169-BGA NMR

F2838x BGA pinout is only available in 337-BGA ZWT pinout. In F28P65x, BGA pinout is available in both 256 ZEJ and 169 NMR package outlines. There is obviously no board reusability when switching from F2838x BGA to F28P65x BGA due to the different package types involved so a new board design is required. [Table 2-7](#) provides the comparison of the available analog channels and [Table 2-8](#) [Table 2-8](#) shows the digital channels while [Table 2-9](#) summarizes the available resources on the different BGA packages for both F2838x and F28P65x devices. Use these tables as references in planning pin resources when designing new schematics/boards for F28P65x BGA devices. In general, there will be more available flexible analog and digital pins in either the F28P65x 256 or 169 BGA compared to the F2838x BGA package.

Table 2-7. F2838x and F28P65x BGA Analog Channel Comparison

| F2838x 337 ZWT | F28P65x 256 ZEJ | F28P65x 169 NMR |
|----------------|--------------------|--------------------|
| ADCIN14 | A14/B14/C14/AIO225 | A14/B14/C14/AIO225 |
| ADCIN15 | A15/B15/C15/AIO226 | A15/B15/C15/AIO226 |
| A0/DACA_OUT | A0/DACA_OUT/AIO277 | A0/DACA_OUT/AIO277 |
| A1/DACB_OUT | A1/AIO228 | A1/AIO228 |
| A2 | A2/AIO229 | A2/AIO229 |
| A3 | A3/AIO230 | A3/AIO230 |
| A4 | A4/AIO231 | A4/AIO231 |
| A5 | A5/AIO232 | A5/AIO232 |
| - | A6/GPIO209 | A6/GPIO209 |
| - | A7/GPIO210 | A7/GPIO210 |
| - | A8/GPIO211 | A8/GPIO211 |
| - | A9/GPIO212 | A9/GPIO212 |
| - | A10/GPIO213 | A10/GPIO213 |
| - | A11/GPIO214 | A11/GPIO214 |
| B0/VDAC | B0/VDAC/AIO233 | B0/VDAC/AIO233 |
| B1/DACC_OUT | B1/DACC_OUT/AIO234 | B1/DACC_OUT/AIO234 |
| B2 | B2/AIO235 | B2/AIO235 |
| B3 | B3/AIO236 | B3/AIO236 |
| B4 | B4/GPIO215 | B4/GPIO215 |
| B5 | B5/GPIO216 | B5/GPIO216 |
| - | B6/GPIO207 | B6/GPIO207 |
| - | B7/GPIO208 | B7/GPIO208 |
| - | B8/GPIO217 | B8/GPIO217 |
| - | B9/GPIO218 | B9/GPIO218 |
| - | B10/GPIO219 | - |
| - | B11/AIO240 | - |
| - | B13/AIO238 | - |
| - | C0/GPIO199 | C0/GPIO199 |
| - | C1/GPIO198 | C1/GPIO198 |
| C2 | C2/AIO237 | C2/AIO237 |
| C3 | C3/GPIO206 | C3/GPIO206 |
| C4 | C4/GPIO205 | C4/GPIO205 |
| C5 | C5/GPIO204 | C5/GPIO204 |

Table 2-7. F2838x and F28P65x BGA Analog Channel Comparison (continued)

| F2838x 337 ZWT | F28P65x 256 ZEJ | F28P65x 169 NMR |
|----------------|-----------------|-----------------|
| - | C6/GPIO203 | C6/GPIO203 |
| - | C7/GPIO202 | C7/GPIO202 |
| - | C8/GPIO201 | C8/GPIO201 |
| - | C9/GPIO200 | C9/GPIO200 |
| - | C10/AIO241 | - |
| - | C11/AIO242 | - |
| - | C13/AIO239 | - |
| D0 | - | - |
| D1 | - | - |
| D2 | - | - |
| D3 | - | - |
| D4 | - | - |
| D5 | - | - |
| VREFHIA | VREFHIA | VREFHIA |
| VREFHIB | VREFHIB | VREFHIB |
| VREFHIC | VREFHIC | VREFHIC |
| VREFHID | - | - |
| VREFLOA | VREFLOA | VREFLOA |
| VREFLOB | VREFLOB | VREFLOB |
| VREFLOC | VREFLOC | VREFLOC |
| VREFLOD | - | - |

Table 2-8. F2838x and F28P65x BGA Digital Channel Comparison

| F2838x 337 ZWT | F28P65x 256 ZEJ | F28P65x 169 NMR |
|----------------|-----------------|-----------------|
| GPIO0 | GPIO0 | GPIO0 |
| GPIO1 | GPIO1 | GPIO1 |
| GPIO2 | GPIO2 | GPIO2 |
| GPIO3 | GPIO3 | GPIO3 |
| GPIO4 | GPIO4 | GPIO4 |
| GPIO5 | GPIO5 | GPIO5 |
| GPIO6 | GPIO6 | GPIO6 |
| GPIO7 | GPIO7 | GPIO7 |
| GPIO8 | GPIO8 | GPIO8 |
| GPIO9 | GPIO9 | GPIO9 |
| GPIO10 | GPIO10 | GPIO10 |
| GPIO11 | GPIO11 | GPIO11 |
| GPIO12 | GPIO12 | GPIO12 |
| GPIO13 | GPIO13 | GPIO13 |
| GPIO14 | GPIO14 | GPIO14 |
| GPIO15 | GPIO15 | GPIO15 |
| GPIO16 | GPIO16 | GPIO16 |
| GPIO17 | GPIO17 | GPIO17 |
| GPIO18 | GPIO18 | GPIO18 |
| GPIO19 | GPIO19 | GPIO19 |
| GPIO20 | GPIO20 | GPIO20 |
| GPIO21 | GPIO21 | GPIO21 |
| GPIO22 | GPIO22 | GPIO22 |

Table 2-8. F2838x and F28P65x BGA Digital Channel Comparison (continued)

| F2838x 337 ZWT | F28P65x 256 ZEJ | F28P65x 169 NMR |
|----------------|-----------------|-----------------|
| GPIO23 | GPIO23 | GPIO23 |
| GPIO24 | GPIO24 | GPIO24 |
| GPIO25 | GPIO25 | GPIO25 |
| GPIO26 | GPIO26 | GPIO26 |
| GPIO27 | GPIO27 | GPIO27 |
| GPIO28 | GPIO28 | GPIO28 |
| GPIO29 | GPIO29 | GPIO29 |
| GPIO30 | GPIO30 | GPIO30 |
| GPIO31 | GPIO31 | |
| GPIO32 | GPIO32 | GPIO32 |
| GPIO33 | GPIO33 | GPIO33 |
| GPIO34 | GPIO34 | GPIO34 |
| GPIO35 | GPIO35 | GPIO35 |
| GPIO36 | GPIO36 | GPIO36 |
| GPIO37 | GPIO37 | GPIO37 |
| GPIO38 | GPIO38 | GPIO38 |
| GPIO39 | GPIO39 | - |
| GPIO40 | GPIO40 | GPIO40 |
| GPIO41 | GPIO41 | GPIO41 |
| GPIO42 | GPIO42 | GPIO42 |
| GPIO43 | GPIO43 | GPIO43 |
| GPIO44 | GPIO44 | GPIO44 |
| GPIO45 | GPIO45 | GPIO45 |
| GPIO46 | GPIO46 | - |
| GPIO47 | GPIO47 | - |
| GPIO48 | GPIO48 | GPIO48 |
| GPIO49 | GPIO49 | GPIO49 |
| GPIO50 | GPIO50 | GPIO50 |
| GPIO51 | GPIO51 | GPIO51 |
| GPIO52 | GPIO52 | GPIO52 |
| GPIO53 | GPIO53 | GPIO53 |
| GPIO54 | GPIO54 | GPIO54 |
| GPIO55 | GPIO55 | GPIO55 |
| GPIO56 | GPIO56 | GPIO56 |
| GPIO57 | GPIO57 | GPIO57 |
| GPIO58 | GPIO58 | GPIO58 |
| GPIO59 | GPIO59 | GPIO59 |
| GPIO60 | GPIO60 | - |
| GPIO61 | GPIO61 | GPIO61 |
| GPIO62 | GPIO62 | GPIO62 |
| GPIO63 | GPIO63 | GPIO63 |
| GPIO64 | GPIO64 | GPIO64 |
| GPIO65 | GPIO65 | GPIO65 |
| GPIO66 | GPIO66 | GPIO66 |
| GPIO67 | GPIO67 | - |
| GPIO68 | GPIO68 | GPIO68 |
| GPIO69 | GPIO69 | GPIO69 |

Table 2-8. F2838x and F28P65x BGA Digital Channel Comparison (continued)

| F2838x 337 ZWT | F28P65x 256 ZEJ | F28P65x 169 NMR |
|----------------|-----------------|-----------------|
| GPIO70 | GPIO70 | GPIO70 |
| GPIO71 | GPIO71 | GPIO71 |
| GPIO72 | GPIO72 | GPIO72 |
| GPIO73 | GPIO73 | GPIO73 |
| GPIO74 | GPIO74 | GPIO74 |
| GPIO75 | GPIO75 | GPIO75 |
| GPIO76 | GPIO76 | GPIO76 |
| GPIO77 | GPIO77 | GPIO77 |
| GPIO78 | GPIO78 | GPIO78 |
| GPIO79 | GPIO79 | GPIO79 |
| GPIO80 | GPIO80 | GPIO80 |
| GPIO81 | GPIO81 | - |
| GPIO82 | GPIO82 | GPIO82 |
| GPIO83 | GPIO83 | GPIO83 |
| GPIO84 | GPIO84 | GPIO84 |
| GPIO85 | GPIO85 | GPIO85 |
| GPIO86 | GPIO86 | GPIO86 |
| GPIO87 | GPIO87 | GPIO87 |
| GPIO88 | GPIO88 | GPIO88 |
| GPIO89 | GPIO89 | GPIO89 |
| GPIO90 | GPIO90 | GPIO90 |
| GPIO91 | GPIO91 | GPIO91 |
| GPIO92 | GPIO92 | GPIO92 |
| GPIO93 | GPIO93 | GPIO93 |
| GPIO94 | GPIO94 | GPIO94 |
| GPIO95 | GPIO95 | - |
| GPIO96 | GPIO96 | - |
| GPIO97 | GPIO97 | - |
| GPIO98 | GPIO98 | - |
| GPIO99 | GPIO99 | GPIO99 |
| GPIO100 | GPIO100 | - |
| GPIO101 | GPIO101 | - |
| GPIO102 | GPIO102 | - |
| GPIO103 | GPIO103 | GPIO103 |
| GPIO104 | GPIO104 | GPIO104 |
| GPIO105 | GPIO105 | GPIO105 |
| GPIO106 | GPIO106 | - |
| GPIO107 | GPIO107 | - |
| GPIO108 | GPIO108 | - |
| GPIO109 | GPIO109 | - |
| GPIO110 | GPIO110 | - |
| GPIO111 | GPIO111 | - |
| GPIO112 | GPIO112 | - |
| GPIO113 | GPIO113 | - |
| GPIO114 | GPIO114 | - |
| GPIO115 | GPIO115 | - |
| GPIO116 | GPIO116 | - |

Table 2-8. F2838x and F28P65x BGA Digital Channel Comparison (continued)

| F2838x 337 ZWT | F28P65x 256 ZEJ | F28P65x 169 NMR |
|----------------|-----------------|-----------------|
| GPIO117 | - | - |
| GPIO118 | - | - |
| GPIO119 | GPIO119 | - |
| GPIO120 | GPIO120 | - |
| GPIO121 | - | - |
| GPIO122 | GPIO122 | - |
| GPIO123 | GPIO123 | - |
| GPIO124 | GPIO124 | - |
| GPIO125 | GPIO125 | - |
| GPIO126 | GPIO126 | - |
| GPIO127 | GPIO127 | - |
| GPIO128 | GPIO128 | - |
| GPIO129 | GPIO129 | - |
| GPIO130 | GPIO130 | - |
| GPIO131 | GPIO131 | - |
| GPIO132 | GPIO132 | - |
| GPIO133 | GPIO133 | GPIO133 |
| GPIO134 | GPIO134 | - |
| GPIO135 | - | - |
| GPIO136 | - | - |
| GPIO137 | - | - |
| GPIO138 | - | - |
| GPIO139 | - | - |
| GPIO140 | - | - |
| GPIO141 | GPIO141 | - |
| GPIO142 | GPIO142 | - |
| GPIO143 | - | - |
| GPIO144 | - | - |
| GPIO145 | GPIO145 | - |
| GPIO146 | GPIO146 | - |
| GPIO147 | GPIO147 | - |
| GPIO148 | GPIO148 | - |
| GPIO149 | GPIO149 | - |
| GPIO150 | GPIO150 | - |
| GPIO151 | GPIO151 | - |
| GPIO152 | GPIO152 | - |
| GPIO153 | GPIO153 | - |
| GPIO154 | GPIO154 | - |
| GPIO155 | GPIO155 | - |
| GPIO156 | GPIO156 | - |
| GPIO157 | GPIO157 | - |
| GPIO158 | GPIO158 | - |
| GPIO159 | GPIO159 | - |
| GPIO160 | GPIO160 | - |
| GPIO161 | GPIO161 | - |
| GPIO162 | GPIO162 | - |
| GPIO163 | GPIO163 | - |

Table 2-8. F2838x and F28P65x BGA Digital Channel Comparison (continued)

| F2838x 337 ZWT | F28P65x 256 ZEJ | F28P65x 169 NMR |
|----------------|-----------------|-----------------|
| GPIO164 | GPIO164 | - |
| GPIO165 | GPIO165 | - |
| GPIO166 | GPIO166 | - |
| GPIO167 | GPIO167 | - |
| GPIO168 | GPIO168 | - |
| - | GPIO198 | GPIO198 |
| - | GPIO199 | GPIO199 |
| - | GPIO200 | GPIO200 |
| - | GPIO201 | GPIO201 |
| - | GPIO202 | GPIO202 |
| - | GPIO203 | GPIO203 |
| - | GPIO204 | GPIO204 |
| - | GPIO205 | GPIO205 |
| - | GPIO206 | GPIO206 |
| - | GPIO207 | GPIO207 |
| - | GPIO208 | GPIO208 |
| - | GPIO209 | GPIO209 |
| - | GPIO210 | GPIO210 |
| - | GPIO211 | GPIO211 |
| - | GPIO212 | GPIO212 |
| - | GPIO213 | GPIO213 |
| - | GPIO214 | GPIO214 |
| - | GPIO215 | GPIO215 |
| - | GPIO216 | GPIO216 |
| - | GPIO217 | GPIO217 |
| - | GPIO218 | GPIO218 |
| - | GPIO219 | - |
| - | GPIO220/X1 | GPIO220/X1 |
| - | GPIO221/X2 | GPIO221/X2 |
| - | GPIO222 | GPIO222 |
| - | GPIO223 | GPIO223 |
| - | GPIO224 | GPIO224 |

Table 2-9. F2838x and F28P65x Pin Summaries

| Description | F2838x 337 ZWT | F28P65x 256 ZEJ | F28P65x 169 NMR |
|--|----------------|-----------------|-----------------|
| Total Analog Pins (excluding VREFHI/LO) | 24 | 40 | 34 |
| Number of analog channels with digital input (AIO) | 0 | 18 | 13 |
| Number of Flexible Analog/Digital Pins (AGPIO) | 0 | 22 | 21 |
| Total Digital Pins (excluding X1/X2) | 169 | 183 | 117 |

3 Feature Differences for System Consideration

The differences and similarities that exist when moving between the F2838x and F28P65x devices is explored in this section.

3.1 New Features in F28P65x

This section outlines features that only exist in the F28P65x device. For details on each of these new features, see the *TMS320F28P65x Real-Time Microcontrollers Technical Reference Manual* (SPRUIZ1).

3.1.1 Lock-step Compare Module (LCM)

CPU2 instance, including PIE and DMA will be supported by lock-step mode configuration to detect permanent and transient faults for safety-critical applications. CPU2 will be able to work in lock-step or single-CPU mode. The lock-step feature is only available on certain device variants. Refer to the datasheet device comparison table for the device variants that can support lock-step. Consult the F28P65x Technical Reference Manual for the full details of the Lock-step Comparator Module

3.1.2 Expanded Analog Channels

The F28P65x ADC input multiplex has been expanded from 16 to 32 channels internally, allowing for more analog channels. With this expansion, several analog inputs are routed to the ADC input multiplex on different ADC modules, which can be used for redundant conversions on another ADC for safety applications.

3.1.3 Firmware Update (FWU)

The F28P65x device has in-built hardware to facilitate firmware updates. It supports fast context switching from the old firmware to the new firmware to minimize application downtime when updating the device firmware.

3.1.4 Flexible GPIO and Digital Input Pins

The F28P65x device has up to 22 General-Purpose Input/Output (GPIO) pins that are shared with analog channels. There are 14 analog channels that can be used as digital input channels.

3.1.5 New ADC Features

The ADC has been enhanced with capability of hardware oversampling and undersampling with the addition of trigger repeater blocks. The PPB block has also been updated with aggregation features in hardware to support data processing for oversampling and undersampling which would otherwise require software running in lengthy repetitive loops. With the hardware implementation, summation, minimum value, maximum value and other data from oversampled conversions or decimated samples are accessible in registers. Global software trigger has also been added and this feature allows all the ADC modules to convert with a single software trigger. For applications that require more ADC channels offered on F28P65x, an external analog multiplexing IC can be incorporated in the design. Depending on the configuration, the external multiplex IC can have multiple inputs that connect to one output that can be hooked up to any of the ADC input channels of F28P65x device. The multiplex control of the external IC is now supported on the F28P65x ADC in register ADCSOCxCTL with CHSEL and EXTCHSEL fields. The ECAP module on F28P65x can now trigger ADC conversions. Consult the F28P65x TRM for details and examples on the new ADC features.

3.1.6 New EPWM Features

The EPWM module on F28P65x has been updated to support the oversampling feature of the ADC. Functionality for Minimum Deadband Logic (MDL) and Diode Emulation Logic (DEL) has been added. Consult F28P65x EPWM chapter in the TRM for more details on the new EPWM features.

3.1.7 New CMPSS Features

The CMPSS module on F28P65x has been updated to support the Diode Emulation Logic (DEL). The CMPSS module in F2838x includes a ramp generator with ramp up capability. The CMPSS module in F28P65x ramp generator supports both ramp up and ramp down of the local CMPSS DAC. The digital filter in the F28P65x CMPSS now also has an option to use it with an external source. Consult F28P65x CMPSS chapter in the TRM for more details on the new features.

3.1.8 ADC Hardware Redundancy Safety Checker

Configurable hardware tiles snoop on selected ADC results registers and compare these with a values set in tolerance registers with out-of-tolerance events aggregated by the CPU and mapped to the ePIE for interrupt events. Events from individual tiles are also routed to the XBAR. ADC Safety Checker runs in the background and does not require extra CPU cycles to execute.

3.1.9 Flexible Memory Sharing between CPU Subsystems

In F2838x, device variants have fixed FLASH and RAM sizes allocated per CPU. In F28P65x, FLASH and RAM size allocation per CPU is configurable.

3.1.10 Increased RAM Program Memory on CLA

In F2838x and other devices, RAM program memory on CLA is limited to 32KB. In F28P65x, there is an additional program memory of 32KB that is only accessible to CLA making the overall CLA program memory to 64KB.

3.2 Communication Module Changes

Communication module changes between the F2838x and F28P65x devices affect the number of modules and migration of CAN, CAN-FD, USB and Ethercat from CM side of F2838x to C28x on F28P65x. Module functionality is maintained for both devices. C2000Ware examples and driverlib covers the software migration of the communications modules that are controlled by CM on F2838x and moving to C28 on F28P65x. [Table 3-1](#) shows the module instances and differences which should be considered when migrating applications between F2838x and F28P65x.

Table 3-1. Communication Module Instances

| Module | Category | F2838x | F28P65x | Notes |
|---------------|----------|--------------------------------------|----------------------------------|--|
| SCI | Number | 4 - SCIA, SCIB, SCIC, SCID | 2 - SCIA, SCIB | |
| I2C | Number | 3 - I2CA, I2CB, 1 - CM-I2C (CM side) | 2 - I2CA, I2CB | |
| LIN | Number | not present | 2 - LINA, LINB | |
| CAN | Number | 2 - CANA, CANB | 1 - CANA | |
| CAN-FD | Number | 1 - MCANA | 2 - MCANA, MCANB | |
| McBSP | Number | 2 -MCBSPA, MCBSPB | not present | |
| SPI | Number | 4 - SPIA, SPIB, SPIC, SPID | 4 - SPIA, SPIB, SPIC, SPID | |
| PMBUS | Number | 1 - PMBUS A | 1 - PMBUS A | |
| EMIF | Number | 2 - EMIF1, EMIF2 | 1 - EMIF1 | |
| USB | Number | 1 - USBA (CM side) | 1 - USBA | |
| ECAT | Number | 1- ECATA (CM side) | 1- ECATA | |
| UART | Number | 1 - CM-UART (CM side) | 2 - UARTA, UARTB | |
| SSI | Number | 1 - SSIA | not present | |
| FSI | Number | 8 - FSIRXA..G,2 - FSITXA, FSITXB | 4 - FSIRXA..D,2 - FSITXA, FSITXB | Updates on F28P65x due to daisy chain improvements |
| | Register | - | TX_OPER_CTRL_LO.TDM_ENABLE | Input TDM port select bit |
| | | - | TX_OPER_CTRL_LO.SEL_TDM_IN | Transmit TDM Mode Enable bit |
| | | - | TX_OPER_CTRL_HI.EXT_TRIG_SEL | External Trigger Select bit |
| | | - | TX_PING_CTRL | Transmit ping control register |
| | | - | RX_MASTER_CTRL.INPUT_ISOLATE | Isolate FSI RX Inputs |
| | | - | RX_TRIG_CTRL_0 | Receive Trigger Control register 0 |
| | | - | RX_TRIG_WIDTH_0 | Receive Trigger Width register 0 |
| | | - | RX_TRIG_CTRL_1 | Receive Trigger Control register 1 |
| | | - | RX_TRIG_CTRL_2 | Receive Trigger Control register 2 |
| | | - | RX_TRIG_CTRL_3 | Receive Trigger Control register 3 |
| | | - | RX_UDATA_FILTER | Receive User Data Filter Control register |

3.3 Control Module Changes

There are changes in the control modules between the F2838x and F28P65x devices. The biggest changes come from the EPWM and ECAP on the F28P65x device. [Table 3-2](#) shows the module instances differences that should be considered when migrating applications between F2838x and F28P65x.

Table 3-2. Control Module Differences

| Module | Category | F2838x | F28P65x | Notes |
|--------------|-----------|---------------------------------------|---|--|
| SDFM | Number | 8 - SD1_D1C1..D4C4, SD2_D1C1..D4C4 | 16 - SD1_D1C1..D4C4, SD2_D1C1..D4C4, SD3_D1C1..D4C4,SD4_D1C 1..D4C4 | |
| | Registers | SDIFLG.MIF | | MIF description updated to "Main" Interrupt Flag on F28P65x |
| | | SDIFLGCLR.MIF | | MIF description updated to "Main" Interrupt Flag on F28P65x |
| | | SDCTL.MIE | | MIE description updated to "Main" SDy_ERR Interrupt enable on F28P65x |
| | | SDMFILEN.MFE | | SDMFILEN description updated to SD "Main" Filter Enable on F28P65x. MFE description updated to "Main" Filter Enable on F28P65x |
| eQEP | Number | 3 - EQEP1..3 | 6 - EQEP1..6 | |
| | Registers | REV.MINOR=1 | REV.MINOR=2 | |
| | | QEPSRCSEL | | More input options on F28P65x |
| eCAP | Number | 7 - ECAP1..7 | | |
| | Registers | ECCTL0.INPUTSEL[0..6] | ECCTL0.INPUTSEL[0..7] | |
| | | - | ECCTL0.QUALPRD | Qualification period for noise filtering |
| | | - | ECCTL0.SOCEVTSEL | ADC SOC event select |
| | | ECCTL2.DMAEVTSel | | APWM mode triggering added on F28P65x |
| | | - | ECEINT.MUNIT_1..2_ERRO R_EVT1..2 | Monitoring unit error event interrupt enable |
| | | - | ECFLG.MUNIT_1..2_ERRO R_EVT1..2 | Monitoring unit error event interrupt flag |
| | | - | ECCLR.MUNIT_1..2_ERRO R_EVT1..2 | Monitoring unit error event interrupt flag clear |
| | | - | ECFRC.MUNIT_1..2_ERRO R_EVT1..2 | Monitoring unit error event interrupt flag force |
| | | ECAPSYNCINSEL | | More input options on F28P65x |
| | Other | - | Additional signal monitoring functionality with new registers : ECAP_SIGNAL_MONITORING | |
| HRCAP | Number | 2 - HRCAP6, HRCAP7 | | |

Table 3-2. Control Module Differences (continued)

| Module | Category | F2838x | F28P65x | Notes |
|--------------|-------------------|----------------------|-----------------|---|
| ePWM | Number | 16 - EPWM1..16 | 18 - EPWM1..18 | |
| | Registers | EPWMSYNCINSEL | | More EPWMxSYNCI options on F28P65x |
| | - | CMPCTL.LINKDUTYHR | | CMPAHR, CMPBHR Register Linking |
| | GLDCTL.GLDMODE | | | Extra options on F28P65x=> 1000:Load on Counter=CMPCU, 1001:Load on Counter=CMPCD, 1010:Load on Counter=CMPDU, 1011:Load on Counter=CMPDD |
| | EPWMXLINK | | | 4-bit fields on F2838x to corresponding 5-bit fields on F28P65x |
| | - | TZEINT.CAPEVT | | Capture Event Interrupt Enable |
| | - | TZFLG.CAPEVT | | Capture Event Flag |
| | - | TZCBCFLG.CAPEVT | | Cycle-By-Cycle Capture Event Flag |
| | - | TZOSTFLG.CAPEVT | | One-Shot Capture Event Flag |
| | - | TZCLR.CAPEVT | | Capture Event Clear |
| | - | TZCBCCLR.CAPEVT | | Cycle-By-Cycle Capture Event Clear |
| | - | TZOSTCLR.CAPEVT | | One-Shot Capture Event Clear |
| | - | TZFRC.CAPEVT | | Force Capture Event |
| | ETSEL.INTSEL | | | Value 011 is ETINTMIX on F28P65x and TBCTR=0 PRD on F2838x |
| | ETSEL.SOCASEL | | | Value 011 is ETSOCAMIX on F28P65x and TBCTR=0 PRD on F2838x |
| | ETSEL.SOCBSEL | | | Value 011 is ETSOCBMIX on F28P65x and TBCTR=0 PRD on F2838x |
| | DCFCTL.PULSESEL | | | Value 11 is BLANKPULSEMIX on F28P65x |
| | - | HRCNFG.HRLOAD | | Value 11 is CMPA_EQ on F28P65x |
| | - | HRCNFG.HRLOADB | | Value 11 is CMPB_EQ on F28P65x |
| | EPWM_REGS.HRPWR | OTTOCAL_REGS.HRPWR | | HRPWM Power Register |
| | EPWM_REGS.HRMSTEP | OTTOCAL_REGS.HRMSTEP | | HRPWM MEP Step Register |
| | - | EPWMXLINK2 | | EPWMx Link 2 Register |
| | - | TZSEL2 | | Trip Zone Select Register 2 |
| | - | TZTRIPOUTSEL | | Trip Out Select Register |
| | - | ETINTMIXEN | | Event-Trigger Mixed INT Selection Register |
| | - | ETSOCAMIXEN | | Event-Trigger Mixed SOCA Selection Register |
| | - | ETSOCBMIXEN | | Event-Trigger Mixed SOCB Selection Register |
| | - | BLANKPULSEMIXSEL | | Blanking Window Trigger Pulse Selec Register |
| | - | DCCAPMIXSEL | | Capture Event Pulse Select Register |
| | - | CAPCTL | | Event Capture Control Register |
| | - | CAPGATETRIPSEL | | Event Capture Gate Trip Input Select Register |
| | - | CAPINTRIPSEL | | Event Captrue Trip Input Select Register |
| | - | CAPTRIPSEL | | Event Capture Signal Select Register |
| | - | EPWM_XCMP_REGS | | XCMP Registers |
| | - | DE_REGS | | Diode Emulation Registers |
| | - | MINDB_LUT_REGS | | Minimum Dead Band and Look-Up Table Registers |
| HRPWM | Number | 8 - HRPWM1..8 | 18 - HRPWM1..18 | |
| | Clock Source | EPWM1CLK | Respective EPWM | |

3.4 Analog Module Differences

This section outlines the analog differences between F2838x and F28P65x. The ADC on F28P65x has a lot of new features compared to the ADC on F2838x. [Table 3-3](#) shows the differences.

Table 3-3. Analog Module Differences

| Module | Category | F2838x | F28P65x | Notes |
|----------------|-----------|-------------|---|--|
| ASUBSYS | Registers | ANAREFTRIMD | - | Analog Reference Trim D Register |
| | | - | ANAREFCTL | Analog Reference Control Register |
| | | - | VMONCTL | Voltage Monitor Control Register |
| | | - | CMPHPMXSEL | Comparator High Positive Mux Select Register |
| | | - | CMPLPMXSEL | Comparator Low Positive Mux Select Register |
| | | - | CMPHNMXSEL | Comparator High Negative Mux Select Register |
| | | - | CMPLNMXSEL | Comparator Low Negative Mux Select Register |
| | | - | ADCDACLOOPBACK | DAC to ADC Loopback Register |
| | | - | AGPIOCTRLG | AGPIO Control Register |
| | | - | AGPIOCTRLH | AGPIO Control Register |
| | | - | CMPHPMXSEL1 | Comparator High Positive Mux Select Register |
| | | - | CMPLPMXSEL1 | Comparator Low Positive Mux Select Register |
| | | - | ADCSOCFRCGB | ADC Global SOC Force Register |
| | | - | ADCSOCFRCGBSEL | ADC Global SOC Force Select Register |
| LOCK | | | Additional Lock Fields for New Registers in F28P65x | |

Table 3-3. Analog Module Differences (continued)

| Module | Category | F2838x | F28P65x | Notes |
|---------|------------------------------------|------------------------------------|---|---|
| ADC (1) | Number | 4 - ADCA to ADCD | 3 - ADCA to ADCC | |
| | Max Speed | 50 MHz | | |
| | Registers | - | ADCCTL1.EXTMUXPRES ELECTEN | External Mux Preselect Enable |
| | | - | ADCCTL1.TDMAEN | Enable Alternate DMA Timings |
| | | - | ADCCTL2.OFFTRIMMODE | Offset Trim Mode |
| | ADCBURSTCTL.BURSTT RIGSEL[5..0] | ADCBURSTCTL.BURSTT RIGSEL[6..0] | | |
| | | - | ADCINTFLG.ADCINTxRE SULT | ADC Interrupt Results Ready |
| | | ADCINTFLGCLR | | Clears respective flag bit in ADCINTFLG register on F28P65x |
| | ADCINTSEL1N2.INT1SE L[3..0] | ADCINTSEL1N2.INT1SE L[4..0] | | New OSINT Options on F28P65x |
| | ADCINTSEL1N2.INT2SE L[3..0] | ADCINTSEL1N2.INT2SE L[4..0] | | |
| | ADCINTSEL3N4.INT1SE L[3..0] | ADCINTSEL3N4.INT1SE L[4..0] | | |
| | ADCINTSEL3N4.INT2SE L[3..0] | ADCINTSEL3N4.INT2SE L[4..0] | | |
| | ADCSOCxCTL.CHSEL[18 ..15] | ADCSOCxCTL.CHSEL[19 ..15] | | |
| | ADCSOCxCTL.TRIGSEL[25..20] | ADCSOCxCTL.TRIGSEL[26..20] | | |
| | - | ADCSOCxCTL.EXTCHE L | SOC External Channel Mux Select | |
| | ADCOFFTRIM.OFFTRIM | | F28P65x - ADC Offset Trim 12B SE Even | |
| | - | ADCOFFTRIM.OFFTRIM1 2BSEODD | ADC Offset Trim 12B SE Odd | |
| | - | ADCPPBxCONFIG.ABSE N | ADC Post Processing Block Absolute Enable | |
| | ADCPPBxOFFCAL | | F28P65x - OFFCAL of the lowest numbered PPB will be applied if multiple PPBs point to the same SOC. | |
| | ADCPPBxTRIPHI.LIMITH I[15..0] | ADCPPBxTRIPHI.LIMITH I[23..0] | | |
| | ADCPPBxTRIPHI.HSIGN | - | High Limit Sign Bit | |
| | - | ADCPPBxTRIPLO.LIMITL O2EN | Extended Low Limit 2 Enable | |

Table 3-3. Analog Module Differences (continued)

| Module | Category | F2838x | F28P65x | Notes |
|----------------|-----------|----------------------------|----------------------------|--|
| ADC (1) | Registers | ADCPPBxRESULT | | Updates related to ADCINTFLG on F28P65x |
| | | - | ADCOFFTRIM2 | ADC Offset Trim Register |
| | | - | ADCOFFTRIM3 | ADC Offset Trim Register |
| | | - | ADCSAFECHECKRESEN | ADC Safe Check Result Enable Register |
| | | - | ADCREV2 | ADC Wrapper Revision Register |
| | | - | REPxCTL | ADC Trigger Repeater Control Register |
| | | - | REPxN | ADC Trigger Repeater N Select Register |
| | | - | REPxPHASE | ADC Trigger Repeater Phase Select Register |
| | | - | REPxSPREAD | ADC Trigger Repeater Spread Select Register |
| | | - | REPxFRC | ADC Trigger Repeater Software Force Register |
| | | - | ADCPPBxLIMIT | ADC PPB Conversion Count Limit Register |
| | | - | ADCPPBPxPCOUNT | ADC PPB Partial Conversion Count Register |
| | | - | ADCPPBxCONFIG2 | ADC PPB Sum Shift Register |
| | | - | ADCPPBxPSUM | ADC PPB Partial Sum Register |
| | | - | ADCPPBxPMAX | ADC PPB Partial Max Register |
| | | - | ADCPPBxPMAXI | ADC PPB Partial Max Index Register |
| | | - | ADCPPBxPMIN | ADC PPB Partial Min Register |
| | | - | ADCPPBxPMINI | ADC PPB Partial Min Index Register |
| | | - | ADCPPBxTRIPLO2 | ADC PPB Extended Trip Low Register |
| | | - | ADCPPBxSUM | ADC PPB Final Sum Result Register |
| | | - | ADCPPBxCOUNT | ADC PPB Final Conversion Count Register |
| | | - | ADCPPBxMAX | ADC PPB Final Max Result Register |
| | | - | ADCPPBxMAXI | ADC PPB Final Max Index Result Register |
| | | - | ADCPPBxMIN | ADC PPB Final Min Result Register |
| | | - | ADCPPBxMINI | ADC PPB Final Min Index Result Register |
| | | - | ADC_SAFECHECK_REGS | ADC Safety Check Registers |
| | | - | ADC_SAFECHECK_INTE_VT_REGS | ADC Safety Check Interrupt & Event Registers |
| GPDAC | Number | 3 - GPDACA, GPDACB, GPDACC | 2 - GPDACA, GPDACC | |
| | Registers | - | DACCTL.MODE | Gain Mode Select |
| | | DACCTL SYNCSEL[7..4] | DACCTL SYNCSEL[8..4] | |

Table 3-3. Analog Module Differences (continued)

| Module | Category | F2838x | F28P65x | Notes |
|--------------------|-----------|------------------------------------|-------------------------------------|---|
| CMPSS (1) | Number | 8 - CMPSS1 to CMPSS8 | 11 - CMPSS1 to CMPSS11 | |
| | Registers | - | COMPDACHCTL.RAMPDIR | High Ramp Generator Direction |
| | | COMPDACCTL | COMPDACHCTL | Name change on F28P65x to accommodate dual up/down ramp generators. |
| | | RAMPMAXREFA | RAMPHREFA | |
| | | RAMPMAXREFA.RAMPMAXREF | RAMPHREFA.RAMPHREF | |
| | | RAMPMAXREFS | RAMPHREFS | |
| | | RAMPMAXREFS.RAMPMAXREF | RAMPHREFS.RAMPHREF | |
| | | RAMPDECVALA | RAMPHSTEPVALA | |
| | | RAMPDECVALA.RAMPDECVAL | RAMPHSTEPVALA.RAMPHSTEPVAL | |
| | | RAMPDECVALS | RAMPHSTEPVALS | |
| | | RAMPDECVALS.RAMPDECVAL | RAMPHSTEPVALS.RAMPHSTEPVAL | |
| | | RAMPSTS | RAMPHSTS | |
| | | RAMPSTS.RAMPVALUE | RAMPHSTS.RAMPHVALUE | |
| | | CTRIPxFILCLKCTL.CLKP RESCALE[9..0] | CTRIPxFILCLKCTL.CLKP RESCALE[15..0] | CMPSS filter prescaling size increased on F28P65x |
| | | CTRIPxFILCTL.SAMPWIN[8..4] | CTRIPxFILCTL.SAMPWI N[8..3] | CMPSS filter sample window size increased on F28P65x |
| | | CTRIPxFILCTL.THRESH[13..9] | CTRIPxFILCTL.THRESH[14..9] | CMPSS filter threshold size increased on F28P65x |
| | | - | CTRIPxFILCTL.FILTINSEL | Filter input mux select |
| | | - | COMPDACHCTL2 | CMPSS High DAC Control Register 2 |
| | | - | RAMPHCTLA | CMPSS High Ramp Control Active Register |
| | | - | RAMPHCTL | CMPSS High Ramp Control Shadow Register |
| | | - | DACHVALS2 | CMPSS High DAC Value Shadow Register 2 |
| | | - | DACLVALS2 | CMPSS Low DAC Value Shadow Register 2 |
| | | - | COMPDAACLCTL | CMPSS Low DAC Control Register |
| | | - | COMPDAACLCTL2 | CMPSS Low DAC Control Register 2 |
| | | - | RAMPLREFA | CMPSS Low Ramp Reference Active Register |
| | | - | RAMPLREFS | CMPSS Low Ramp Reference Shadow Register |
| | | - | RAMPLSTEPVALA | CMPSS Low Ramp Step Value Active Register |
| | | - | RAMPLCTLA | CMPSS Low Ramp Control Active Register |
| | | - | RAMPLSTEPVALS | CMPSS Low Ramp Step Value Shadow Register |
| CMPSS (1) | Registers | - | RAMPLTLS | CMPSS Low Ramp Control Shadow Register |
| | | - | RAMPLSTS | CMPSS Low Ramp Status Register |
| | | - | RAMPLDLYA | CMPSS Low Ramp Delay Active Register |
| | | - | RAMPLDLYS | CMPSS Low Ramp Delay Shadow Register |
| | | - | CTRIPxFILCLKCTL2 | CTRIPxFILCLKCTL2 |
| | | - | CTRIPxFILCLKCTL2 | CTRIPxFILCLKCTL2 |
| Temp Sensor | Number | 1 - (in ADCA ch 13) | 1 - (in ADCB ch 18) | |

- (1) In porting software from F2838x to F28P65x (or the other way around), care must be taken to ensure that the correct ADC channels are used because of a difference in channel assignment, see [Section 3.9](#).

3.5 Other Device Changes

This section describes feature differences between F2838x and F28P65x that were not covered in the previous sections, as such the changes identified below must be considered when migrating applications between devices.

3.5.1 PIE Channel Mapping

Pie channel mapping between F2838x and F28P65x is different due to peripheral module changes between these devices. [Section 3.5.1.1](#) summarizes the common and unique pie channel assignments on these two devices.

3.5.1.1 F2838x vs F28P65x PIE Channel Mapping Comparison

Table 3-4. Pie Table Legend

| Color | Description |
|-------|---|
| | common for both devices |
| Red | applicable only for F2838x |
| Green | applicable only for F28P65x |
| Blue | different between devices, F2838x listed on first row and F28P65x in second row |

Table 3-5. Pie Table Overlay

| | INTx. 1 | INTx. 2 | INTx. 3 | INTx. 4 | INTx. 5 | INTx. 6 | INTx. 7 | INTx. 8 | INTx. 9 | INTx. 10 | INTx. 11 | INTx. 12 | INTx. 13 | INTx. 14 | INTx. 15 | INTx. 16 |
|---------|-------------|-------------|-------------|-------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|---------------------------------------|---------------------------------------|--|--|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| INT1.y | ADCA_1 | ADCB_1 | ADC_C1 | XINT_1 | XINT2 | ADCD_1 | TIMER_0 | WAKE/ WDINT | I2CA | SYS_ERR | ECATSYNC0 | ECATINTn | CIPC0 | CIPC1 | CIPC2 | CIPC3 |
| INT2.y | EPWM_M1_T_Z | EPWM_M2_T_Z | EPWM_M3_T_Z | EPWM_M4_T_Z | EPWM5_TZ | EPWM6_TZ | EPWM7_TZ | EPWM8_T_Z | EPWM9_TZ | EPWM10_TZ | EPWM11_TZ | EPWM12_TZ | EPWM13_TZ | EPWM14_TZ | EPWM15_TZ | EPWM16_TZ |
| INT3.y | EPWM_M1 | EPWM_M2 | EPWM_M3 | EPWM_M4 | EPWM5 | EPWM6 | EPWM7 | EPWM8 | EPWM9 | EPWM10 | EPWM11 | EPWM12 | EPWM13 | EPWM14 | EPWM15 | EPWM16 |
| INT4.y | ECAP_1 | ECAP_2 | ECAP_3 | ECAP_4 | ECAP5 | ECAP6 | ECAP7 | | FSITXA1 | FSITXA2 | FSITXB1 | FSITXB2 | FSIRXA1 | FSIRXA2 | FSIRXB1 | FSIRXB2 |
| INT5.y | EQEP_1 | EQEP_2 | EQEP_3 | EQEP_4 | CLB1 | CLB2 | CLB3 | CLB4 | SDFM1 | SDFM2 | ECATRST | ECATSYNC1 | SDFM1DR1 | SDFM1DR2 | SDFM1DR3 | SDFM1DR4 |
| INT6.y | SPIA_RX | SPIA_TX | SPIB_RX | SPIB_TX | MCBS_PA_RX --> LINA_0 | MCBS_PA_TX --> LINA_1 | MCBS_PB_RX --> LINB_0 | MCBSPB_TX --> LINB_1 | SPIC_RX | SPIC_TX | SPID_RX | SPID_TX | SDFM2DR1 | SDFM2DR2 | SDFM2DR3 | SDFM2DR4 |
| INT7.y | DMA_CH1 | DMA_CH2 | DMA_CH3 | DMA_CH4 | DMA_CH5 | DMA_CH6 | EQEP5 | EQEP6 | FSIRXC1 | FSIRXC2 | FSIRXD1 | FSIRXD2 | FSIRXE1 --> SDFM3DR1 | FSIRXE2 --> SDFM3DR2 | FSIRXF_INT1 --> SDFM3DR3 | FSIRXF_INT2 --> SDFM3DR4 |
| INT8.y | I2CA | I2CA_FIFO | I2CB | I2CB_FIFO | SCIC_RX --> UART0_INT | SCIC_TX --> UART1_INT | SCID_RX --> EPWM17_TZ | SCID_TX --> EPWM18_TZ | FSIRXG1 | FSIRXG2 | FSIRXH1 --> SDFM3 | FSIRXH2 --> SDFM4 | CLB5 | CLB6 | CLB7 | CLB8 |
| INT9.y | SCIA_RX | SCIA_TX | SCIB_RX | SCIB_TX | CANA0 | CANA1 | CANB0 --> EPWM17 | CANB1 --> EPWM18 | MCANSS-A0 | MCANSS-A1 | MCANSS-A_ECC_CORR_P_LS | MCANSS-A_WAKE_AND_TS_PLS | PMBUSA | CM_STATUS --> AESINT | USBA | |
| INT10.y | ADCA_EVT | ADCA_2 | ADCA_3 | ADCA_4 | ADCB_EVT | ADCB2 | ADCB3 | ADCB4 | ADCC_EVT | ADCC2 | ADCC3 | ADCC4 | ADCD_EVT | ADCD2 | ADCD3 | ADCD4 --> ADCCHECKINT |
| INT11.y | CLA1_1 | CLA1_2 | CLA1_3 | CLA1_4 | CLA1_5 | CLA1_6 | CLA1_7 | CLA1_8 | CMTOCPUxIPCIN_TR0 --> MCANSS-B0 | CMTOCPUxIPCIN_TR1 --> MCANSS-B1 | CMTOCPUxIPCIN_TR2 --> MCANSS-B_ECC_CORR_P_LS | CMTOCPUxIPCIN_TR3 --> MCANSS-B_WAKE_AND_TS_PLS | CMTOCPUxIPCIN_TR4 --> SDFM4DR1 | CMTOCPUxIPCIN_TR5 --> SDFM4DR2 | CMTOCPUxIPCIN_TR6 --> SDFM4DR3 | CMTOCPUxIPCIN_TR7 --> SDFM4DR4 |
| INT12.y | XINT_3 | XINT_4 | XINT_5 | MPO_ST | FMC_D_ONE --> FLSS_IN | VCRC | FPU_O_FLOW | FPU_UFLO_W | | ECAP6_2 | ECAP7_2 | | CPUCRC | CLA1CRC | CLA_OVERFLOW | CLA_UNDERFLOW |

3.5.2 Bootrom

For bootrom similarities and differences between F2838x and F28P65x see [Table 3-6](#) and [Table 3-9](#).

Table 3-6. Bootrom Comparison Table

| | | F2838x | F28P65x |
|--------------------------|--|--|---|
| Initiate Boot Process | | CPU1: Device Reset; CPU2: CPU1 Application | |
| GPIO Boot Mode Selection | | Supported only in CPU1 | |
| IPC Boot Mode selection | | Supported in CPU2 and CM | Supported in CPU2 |
| Boot Modes | Flash | Supported in CPU1,CPU2, CM | Supported in CPU1, CPU2 |
| | Secure Flash | Supported in CPU1,CPU2, CM | Supported in CPU1, CPU2 |
| | RAM | Supported in CPU1,CPU2, CM | Supported in CPU1, CPU2 |
| | OTP | Supported in CPU2, CM | Supported in CPU2 |
| | Copy from IPC message RAM to local RAM | CPU1: No CPU2: CPU1TOCPU2MSGRAM1 CM: CPU1TOCMMSGRAM1 | CPU1: No CPU2: CPU1TOCPU2MSGRAM1 |
| Boot Loader Support | | CPU1: I2C,CAN,SPI,SCI,Parallel,USB | CPU1: I2C,CAN,MCAN,SPI,SCI,Parallel, USB, and FWU |
| ROM Contents | | AES tables and Motor Control Library is included | AES tables and Motor Control Library are excluded |
| PLL Option | | No option to switch PLL during CPU1 boot | Option to switch PLL during CPU1 boot |
| Lockstep Initialization | | Lockstep not available | Lockstep initialization performed in CPU2 boot code |
| MPOST | | Can execute at 110MHz, 80MHz and 60MHz PLL output clock | Can execute at 150MHz, 75MHz PLL output clock as well as INTOSC clock |

Table 3-7. Boot options Legend

| Color | Description |
|-------|--|
| | Options common for both devices but BOOTDEFx values may differ |
| Red | Options applicable only for F2838x |
| Green | Options applicable only for F28P65x |

Table 3-8. Bootloaders and GPIO Assignment Comparison

| Bootloader | Option | BOOTDEFx | F2838x | F28P65x |
|------------|--------|----------|--|---------------------------------------|
| Parallel | 0 | 0x00 | D0-D7=89,90,58-62,88; DSP=91; Host=92 | D0-D7=0 to 7; DSP=10; Host=11 |
| | 1 | 0x20 | n/a | D0-D7=89,90,58-62,88; DSP=91; Host=92 |
| SCIA | 0 | 0x01 | TX=29; RX=28 | TX=12; RX=13 |
| | 1 | 0x21 | TX=84; RX=85 | TX=84; RX=85 |
| | 2 | 0x41 | TX=36; RX=35 | TX=36; RX=35 |
| | 3 | 0x61 | TX=42; RX=43 | TX=42; RX=43 |
| | 4 | 0x81 | TX=65; RX=64 | TX=65; RX=64 |
| | 5 | 0xA1 | TX=135; RX=136 | TX=29; RX=28 |
| | 6 | 0xC1 | TX=8; RX=9 | TX=8; RX=9 |
| CAN | 0 | 0x02 | TX=37; RX=36 | TX=4; RX=5 |
| | 1 | 0x22 | TX=71; RX=70 | TX=19; RX=18 |
| | 2 | 0x42 | TX=63; RX=62 | TX=31; RX=30 |
| | 3 | 0x62 | TX=19; RX=18 | TX=37; RX=36 |
| | 4 | 0x82 | TX=4; RX=5 | TX=63; RX=62 |
| | 5 | 0xA2 | TX=31; RX=30 | TX=71; RX=70 |

Table 3-8. Bootloaders and GPIO Assignment Comparison (continued)

| Bootloader | Option | BOOTDEFx | F2838x | F28P65x |
|------------|--------|----------|----------------------------------|--------------------------------------|
| MCAN | 0 | 0x08 | n/a | TX=4; RX=5 |
| | 1 | 0x18 | n/a | TX=8; RX=10 |
| | 2 | 0x28 | n/a | TX=19; RX=18 |
| | 3 | 0x38 | n/a | TX=71; RX=70 |
| | 4 | 0x48 | n/a | TX=74; RX=75 |
| SPI | 0 | 0x06 | SIMO=58; SOMI=59; CLK=60; STE=61 | PICO=58; POCl=55; CLK=56; PTE=57 |
| | 1 | 0x26 | SIMO=16; SOMI=17; CLK=18; STE=19 | PICO=202; POCl=203; CLK=204; PTE=205 |
| | 2 | 0x46 | SIMO=32; SOMI=33; CLK=34; STE=35 | PICO=16; POCl=17; CLK=18; PTE=19 |
| | 3 | 0x66 | SIMO=16; SOMI=17; CLK=56; STE=57 | PICO=58; POCl=59; CLK=34; PTE=35 |
| | 4 | 0x86 | SIMO=54; SOMI=55; CLK=56; STE=57 | n/a |
| I2C | 0 | 0x07 | SDA=91; SCL=92 | SDA=0; SCL=1 |
| | 1 | 0x27 | SDA=32; SCL=33 | SDA=42; SCL=43 |
| | 2 | 0x47 | SDA=42; SCL=43 | SDA=91; SCL=92 |
| | 3 | 0x67 | SDA=0; SCL=1 | SDA=104; SCL=105 |
| | 4 | 0x87 | SDA=104; SCL=105 | n/a |
| USB | 0 | 0x09 | DM=42; DP=43 | DM=42; DP=43 |

Table 3-9. Boot Modes Comparison

| Boot Mode | Option | BOOTDEFx | F2838x | F28P65x |
|----------------|--------|----------|---|---|
| Flash | 0 | 0x03 | CPU1: Entry=0x00080000; | CPU1/CPU2: Entry=0x00080000; |
| | 1 | 0x23 | CPU1: Entry=0x00088000; | CPU1/CPU2: Entry=0x0009FFF0; |
| | 2 | 0x43 | CPU1: Entry=0x000A8000; | CPU1/CPU2: Entry=0x000A0000; |
| | 3 | 0x63 | CPU1: Entry=0x000BE000; | CPU1/CPU2: Entry=0x000C0000; |
| | 4 | 0x83 | - | CPU1/CPU2: Entry=0x000E0000; |
| | 5 | 0xA3 | - | CPU1/CPU2: Entry=0x00100000; |
| | 6 | 0xC3 | - | CPU1/CPU2: Entry=0x0011FFF0; |
| Secure Flash | 0 | 0x0A | CPU1: Entry=0x00080000; | CPU1/CPU2: Entry=0x00080000; |
| | 1 | 0x2A | CPU1: Entry=0x00088000; Bank/Sector=0/4 | - |
| | 2 | 0x4A | CPU1: Entry=0x000A8000; | CPU1/CPU2: Entry=0x000A0000; |
| | 3 | 0x6A | CPU1: Entry=0x000BE000; | CPU1/CPU2: Entry=0x000C0000; |
| | 4 | 0x8A | - | CPU1/CPU2: Entry=0x000E0000; |
| | 5 | 0xAA | - | CPU1/CPU2: Entry=0x00100000; |
| CPU1 FWU Flash | 0 | 0x0B | - | Entry=0x00080000; Bank=0 Entry=0x000A0000; Bank=1 Entry=0x000C0000 Bank=2 Entry=0x000E0000 Bank=3 Entry=0x00100000 Bank=4 |
| | 1 | 0x2B | - | Entry=0x0008FFF0; Bank=0 Entry=0x000AFFF0; Bank=1 Entry=0x000CFFF0 Bank=2 Entry=0x000EFFF0 Bank=3 Entry=0x0010FFF0 Bank=4 |
| | 2 | 0x4B | - | Entry=0x00090000; Bank=0 Entry=0x000B0000; Bank=1 Entry=0x000D0000 Bank=2 Entry=0x000F0000 Bank=3 Entry=0x00110000 Bank=4 |
| | 3 | 0x6B | - | Entry=0x0009FFF0; Bank=0 Entry=0x000BFFF0; Bank=1 Entry=0x000DFFF0 Bank=2 Entry=0x000FFFF0 Bank=3 Entry=0x0011FFF0 Bank=4 |

Table 3-9. Boot Modes Comparison (continued)

| Boot Mode | Option | BOOTDEFx | F2838x | F28P65x |
|----------------|--------|----------|-------------------|--|
| CPU2 FWU Flash | 0 | 0x06 | - | Entry=0x00080000; Bank=0 Entry=0x000A0000; Bank=1 Entry=0x000C0000 Bank=2 Entry=0x000E0000 Bank=3 Entry=0x00100000 Bank=4 |
| | 1 | 0x26 | - | Entry=0x0008FFFF0; Bank=0 Entry=0x000AFFF0; Bank=1 Entry=0x000CFFF0 Bank=2 Entry=0x000EFFF0 Bank=3 Entry=0x0010FFF0 Bank=4 |
| | 2 | 0x46 | - | Entry=0x00090000; Bank=0 Entry=0x000B0000; Bank=1 Entry=0x000D0000 Bank=2 Entry=0x00F00000 Bank=3 Entry=0x00110000 Bank=4 |
| | 3 | 0x66 | - | Entry=0x0009FFF0; Bank=0 Entry=0x000BFFF0; Bank=1 Entry=0x000DFFF0 Bank=2 Entry=0x000FFFF0 Bank=3 Entry=0x0011FFF0 Bank=4 |
| Wait | 0 | 0x04 | Watchdog enabled | Watchdog enabled |
| | 1 | 0x24 | Watchdog disabled | Watchdog disabled |
| RAM | 0 | 0x05 | Entry=0x00000000 | Entry=0x00000000 |

3.5.3 CLB and Motor Control Libraries

F2838x supports Motor Control Libraries in ROM however F28P65x does not. There are no feature differences in CLB between F2838x and F28P65x. The only difference is in the number of tiles present for each device [Table 3-10](#).

Table 3-10. CLB and Motor Control Libraries

| Module | Category | F2838x | F28P65x | Note |
|--------------------------------|----------|-----------|---------|------------------------|
| CLB | Number | 8 tiles | 6 tiles | No feature differences |
| Motor Control Libraries in ROM | Instance | available | none | |

3.5.4 ERAD

The ERAD module has a number of changes between F2838x and F28P65x as highlighted in [Table 3-11](#)

Table 3-11. ERAD Module Differences

| Module | Category | F2838x | F28P65x | Notes |
|--------|-----------|----------------------------|----------------------------|--|
| ERAD | Features | 128 Event Selector Options | 256 Event Selector Options | Every PWM and OUTPUTXBAR1 output is connected to ERAD in F28P65x |
| | | - | PCTRACE_GLOBAL | Global Control Register |
| | Registers | - | PCTRACE_BUFFER | Trace Buffer pointer register |
| | | - | PCTRACE_QUAL1 | Trace Qualifier register 1 |
| | | - | PCTRACE_QUAL2 | Trace Qualifier register 2 |
| | | - | PCTRACE_LOGPC_SOFTENABLE | PC when PC Trace was last enabled by software |
| | | - | PCTRACE_LOGPC_SOFTDIABLE | PC when PC Trace was last disabled by software |
| | | - | PCTRACE_BUFFER_BASE | Trace Buffer Base address |

3.5.5 AGPIO Filter

F28P65x has 11 channels on 100PZ and 22 channels on the higher pin count packages that support both normal GPIO and AGPIO (analog) pin functionality. AGPIO functionality is not available on F2838x. [Table 3-12](#) summarizes how to configure the AGPIO channels on the F28P65x device.

Table 3-12. AGPIO Configuration for GPIOy

| | | |
|---------------------------------------|--------------------|---------------------------------------|
| AGPIO(GPIO Register Settings | GPxAMSEL.GPIOy='0' | GPIOxAMSEL.GPIOy='1'<default setting> |
| AGPIOCTRLx.GPIOy='0'<default setting> | GPIOy | - |
| AGPIOCTRLx.GPIOy='1' | GPIOy | Analog |

In order to help reduce noise for the analog portion of AGPIO pins, a configurable filter is available. This filter can be enabled and configured in two banks. For more details on the two groups of AGPIO filters and configuration options available, see the AGPIO and ANALOG_SUBSYS_REGS section in the device-specific Technical Reference Manual.

3.6 Power Management

The F2838x device only supports dual-rail supply (3.3 V and 1.2 V). F28P65x has two options for power. It can operate with dual-rail supply (3.3 V and 1.2 V) or single-rail supply (3.3 V) with the internal LDO VREG. This section describes the power management differences and similarities between the two devices.

3.6.1 VREGENZ

F28P65x supports both external and internal VREG mode which is selectable with VREGENZ pin. F2838x only supports external VREG and does not have a VREGENZ pin. Compared to other C28x devices that have VREGENZ pins, F28P65x VREGENZ has a pull up high resistor making the default power mode operation to be external VREG while past devices have pull down resistor on VREGENZ where the default operation in internal VREG mode.

3.6.2 LDO/VREG

F2838x does not have an internal VREG and only external VREG is supported. F28P65x supports internal and external VREG and is selectable using the VREGENZ pin. VREGENZ pin in F28P65x has an internal pullup which defaults the operation in external VREG mode on the VDD pin if pin is left floating. VREGENZ pin location in F28P65x is a NC (no connect) pin in F2838x devices.

3.6.3 POR/BOR

There are no functional changes for the POR on F2838x and F28P65x. BOR (I/O BOR) is a new feature in F28P65x.

3.6.4 Power Consumption

There is not a significant difference in power consumption between F2838x and F28P65x if the same number of peripherals are being utilized while F28P65x is operating in external VREG mode..

3.7 Memory Module Changes

RAM and FLASH memories in F2838x and F28P65x devices have some similarities and differences. [Table 3-13](#) summarizes the memory features including error-checking and security assignment.

Table 3-13. RAM and FLASH memory changes

| Memory | | F2838x | | | F28P65x | | |
|---------------|--------------------------------------|-------------------------------------|------------------------|-----------------|--|------------------------|-----------------|
| | | Size | Parity/ ECC | Secured | Size | Parity/ ECC | Secured |
| RAM | Dedicated RAM | 24KB | ECC | | 104KB | Parity | |
| | Local Shared RAM | 64KB | ECC | Yes | 64KB | Parity | |
| | Global Shared RAM | 128KB | Parity | | 80KB | Parity | |
| | CPU1,2 & CM ¹ Message RAM | 24KB | ECC | | 4KB | Parity | |
| | C28 CPUs/CLA Message RAM | 1KB | Parity | | 512B | Parity | |
| | DMA/CLA Message RAM | 1KB | Parity | | 512B | Parity | |
| | Total RAM | 242KB | | | 249KB | | |
| FLASH | Per C28 Bank | 256KB(2 banks per CPU x 2 C28 CPUs) | ECC | DCSM-controlled | 256KB(5 banks mappable between 2 C28 CPUs) | ECC | DCSM-controlled |
| | Per CM Bank | 512KB (1 CM bank) | ECC | DCSM-controlled | - | - | - |
| | Total FLASH | 1.5MB | | | 1.28MB | | |

3.8 GPIO Multiplexing Changes

Section 3.8 outlines the differences and similarities that exist in the GPIO mux between F2838x and F28P65x. [F2838x vs F28P65x GPIO Mux Comparison](#) outlines the GPIO changes.

3.8.1 F2838x vs F28P65x GPIO Mux Comparison

Table 3-14. GPIO Mux Legend

| Color | Description |
|-------|---|
| | common for both devices |
| Red | applicable only for F2838x |
| Green | applicable only for F28P65x |
| Blue | different between devices, F2838x listed on first row and F28P65x in second row |

Note

For the mux table below, there would be instances where SPI pins will show differences, but this will be only with the name. Functionality will be the same. Name change in F28P65x are as follows:

- SPI_SOMI to SPI_POCI
- SPI_SIMO to SPI_PICO
- SPI_STE to SPI_PTE

Table 3-15. GPIO Mux Overlay Table

| 0, 4, 8, 12 | 1 | 2 | 3 | 5 | 6 | 7 | 9 | 10 | 11 | 13 | 14 | 15 | ALT |
|-------------|---------|-------------|-------------|--|-------------------------------|-----------------------------|---------------------------------|----------|----|-------------|----|----|-----|
| GPIO0 | EPWM1_A | I2CA_SDA | CM-I2CA_SDA | ESC_GPI0 --> CLB_OUTPUTXB_AR1 | FSITXA_D0 --> I2CA_SDA | | EMIF1_A1_3 | ESC_GPI0 | | FSITXA_D0 | | | |
| GPIO1 | EPWM1_B | MFSRB | I2CA_SCL | CM-I2CA_SCL --> CLB_OUTPUTXB_AR2 | ESC_GPI1 --> I2CA_SCL | FSITXA_D1 | EMIF1_A1_4 | ESC_GPI1 | | FSITXA_D1 | | | |
| GPIO2 | EPWM2_A | OUTPUTXBAR1 | I2CB_SDA | ESC_GPI2 --> OUTPUTXBAR1 | FSITXA_CLK --> I2CB_SDA | UARTA_TX | EMIF1_A1_5 | ESC_GPI2 | | FSITXA_C_LK | | | |
| GPIO3 | EPWM2_B | OUTPUTXBAR2 | MCLKRB | OUTPUTXBAR2 | I2CB_SCL | ESC_GPI3 --> UARTA_RX | FSIRXA_D0 | ESC_GPI3 | | FSIRXA_D0 | | | |
| GPIO4 | EPWM3_A | OUTPUTXBAR3 | CANA_TX | MCAN_TX --> OUTPUTXBAR3 | ESC_GPI4 --> CANA_TX | FSIRXA_D1 | MCANA_T_X | ESC_GPI4 | | FSIRXA_D1 | | | |
| GPIO5 | EPWM3_B | MFSRA | OUTPUTXBAR3 | CANA_RX --> CLB_OUTPUTXB_AR3 | MCAN_RX --> CANA_RX | ESC_GPI5 | FSIRXA_CLK --> MCANA_RX | ESC_GPI5 | | FSIRXA_CLK | | | |
| GPIO6 | EPWM4_A | OUTPUTXBAR4 | EXTSYNCOUT | EQEP3_A | CANB_TX --> MCANB_TX | ESC_GPI6 --> LINA_TX | FSITXB_D0 --> EMIF1_D_QM0 | ESC_GPI6 | | FSITXB_D0 | | | |
| GPIO7 | EPWM4_B | MCLKRA | OUTPUTXBAR5 | EQEP3_B | CANB_RX --> MCANB_RX | ESC_GPI7 --> LINA_RX | FSITXB_D1 --> EMIF1_D_QM1 | ESC_GPI7 | | FSITXB_D1 | | | |

Table 3-15. GPIO Mux Overlay Table (continued)

| 0, 4, 8, 12 | 1 | 2 | 3 | 5 | 6 | 7 | 9 | 10 | 11 | 13 | 14 | 15 | ALT |
|-------------|-------------------------------|---------------------------------------|------------------------------|-------------------------------|--------------------------------|---|--|---|------------------------------------|------------------------------------|------------|---------------|-----|
| GPIO8 | EPWM5_A | CANB_TX --> EMIF1_RAS | ADCSOCACO | EQEP3_STROBE | SCIA_TX | MCAN_TX --> CLB_OUTPUTXB AR4 | ESC_GP O0 --> MCANA_T X | FSITXB_CLK --> ESC_GPO0 | FSITXA_D1 | FSIRXA_D0 --> FSITXB_C LK | FSITXA_D1 | FSIRXA_D0 | |
| GPIO9 | EPWM5_B | SCIB_TX | OUTPUTXBAR6 | EQEP3_INDEX | SCIA_RX | ESC_GPO1 | FSIRXB_D0 | FSITXA_D0 --> ESC_GPO1 | FSIRXA_CLK | FSIRXB_D0 | FSITXA_D0 | FSIRXA_CLK | |
| GPIO10 | EPWM6_A | CANB_RX --> EMIF1_CAS | ADCSOCBO | EQEP1_A | SCIB_TX | MCAN_RX --> SD4_C1 | ESC_GP O2 --> MCANA_RX | FSIRXB_D1 --> CLB_OUTPUTXB AR5 | FSITXA_CLK --> ESC_TX0_DATA0 | FSIRXA_D1 --> FSIRXB_D1 | FSITXA_CLK | FSIRXA_D1 | |
| GPIO11 | EPWM6_B | SCIB_RX | OUTPUTXBAR7 | EQEP1_B | SCIB_RX | ESC_GPO3 --> SD4_D1 | FSIRXB_CLK | FSIRXA_D1 --> ESC_GPO3 | ESC_TX0_DATA1 | FSIRXB_CLK | FSIRXA_D1 | PMBUSA_ALERT | |
| GPIO12 | EPWM7_A | CANB_TX --> CLB_OUTPUTXB AR6 | MDXB --> ADCSOCACO | EQEP1_STROBE | SCIC_TX --> SCIA_TX | ESC_GPO4 --> SD4_C2 | FSIRXC_D0 --> EMIF1_A1 | FSIRXA_D0 --> ESC_GPO4 | ESC_TX0_DATA2 | FSIRXC_D0 | FSIRXA_D0 | PMBUSA_CTL | |
| GPIO13 | EPWM7_B | CANB_RX --> CLB_OUTPUTXB AR7 | MDRB --> EQEP5_STROBE | EQEP1_INDEX | SCIC_RX --> SCIA_RX | ESC_GPO5 --> SD4_D2 | FSIRXC_D1 --> EMIF1_C S0n | FSIRXA_CLK --> ESC_GPO5 | ESC_TX0_DATA3 | FSIRXC_D1 | FSIRXA_CLK | PMBUSA_SDA | |
| GPIO14 | EPWM8_A | SCIB_TX | MCLKXB --> EQEP5_INDEX | OUTPUTXBAR3 --> LINA_TX | ESC_GPO6 --> OUTPUTXBAR3 | FSIRXC_CLK --> OUTPUTXBAR8 | | ESC_GPO6 | ESC_PHY1_LINK STATUS | FSIRXC_CLK | EMIF1_D17 | PMBUSA_SCL | |
| GPIO15 | EPWM8_B | SCIB_RX | MFSXB | OUTPUTXBAR4 --> LINA_RX | ESC_GPO7 --> OUTPUTXBAR4 | FSIRXD_D0 --> CLB_OUTPUTXB AR8 | | ESC_GPO7 | EQEP5_A | FSIRXD_D0 | | EMIF1_D_QM2 | |
| GPIO16 | SPIA_SIMO --> SPIA_PICO | CANB_TX | OUTPUTXBAR7 | EPWM9_A | SD1_D1 | SSIA_TX --> SD1_D1 | FSIRXD_D1 | | EQEP5_B | FSIRXD_D1 | | ESC_RX1_CLK | |
| GPIO17 | SPIA_SOMI --> SPIA_POCI | CANB_RX | OUTPUTXBAR8 | EPWM9_B | SD1_C1 | SSIA_RX --> SD1_C1 | FSIRXD_CLK | | EQEP5_STROBE | FSIRXD_CLK | | ESC_RX1_DV | |
| GPIO18 | SPIA_CLK | SCIB_TX | CANA_RX | EPWM10_A | SD1_D2 | MCAN_RX --> SD1_D2 | EMIF1_C S2n --> MCANA_RX | SSIA_CLK --> EMIF1_CS2n | FSIRXE_D0 --> EQEP5_INDEX | | | ESC_RX1_ERR | |
| GPIO19 | SPIA_STEn --> SPIA_PTE | SCIB_RX | CANA_TX | EPWM10_B | SD1_C2 | MCAN_TX --> SD1_C2 | EMIF1_C S3n --> MCANA_T X | SSIA_FSS --> EMIF1_CS3n | FSIRXE_D1 | | | ESC_TX1_DATA3 | |
| GPIO20 | EQEP1_A | MDXA | CANB_TX | EPWM11_A | SD1_D3 | EMIF1_BA0 --> SD1_D3 | TRACE_D ATA0 --> MCANB_RX | FSIRXE_CLK --> EMIF1_BA0 | SPIC_SIMO | | SPIC_PICO | ESC_TX1_DATA2 | |
| GPIO21 | EQEP1_B | MDRA | CANB_RX | EPWM11_B | SD1_C3 | EMIF1_BA1 --> SD1_C3 | TRACE_D ATA1 --> MCANB_T X | FSIRXF_D0 --> EMIF1_BA1 | SPIC_SOMI | | SPIC_POCI | ESC_TX1_DATA1 | |

Table 3-15. GPIO Mux Overlay Table (continued)

| 0, 4, 8, 12 | 1 | 2 | 3 | 5 | 6 | 7 | 9 | 10 | 11 | 13 | 14 | 15 | ALT |
|-------------|--------------|--------------|-------------------------------|------------------------------------|-------------------------------------|--------------------------------------|----------------------------------|-----------------------------------|--------------------------------|-------------------------------|--------------------------------|-----------------------------------|-----|
| GPIO22 | EQEP1_STROBE | MCLKXA | SCIB_TX | EPWM12_A | SPIB_CLK | SD1_D4 | MCANA_T_X | EMIF1_RAS | TRACE_DATA2 | FSIRXF_D1 | SPIC_CLK | ESC_RX1_DATA0 | |
| GPIO23 | EQEP1_INDEX | MFSXA | SCIB_RX | EPWM12_B | SPIB_STEn --> SPIB_PTE | SD1_C4 | MCANA_RX | EMIF1_CAS | TRACE_DATA3 | FSIRXF_CLK | SPIC_STEn --> SPIC_PTE | ESC_PHY_RESETn | |
| GPIO24 | OUTPUTXBAR1 | EQEP2_A | MDXB | SPIB_SIMO --> LINB_TX | SD2_D1 --> SPIB_PICO | PMBUSA_SCL --> SD2_D1 | EMIF1_D_QM0 --> PMBUSA_SCL | TRACE_CLK --> EMIF1_DQM0 | EPWM13_A | FSIRXC_D0 --> EPWM13_A | ESC_RX0_DATA1 | ESC_RX0_CLK | |
| GPIO25 | OUTPUTXBAR2 | EQEP2_B | MDRB | SPIB_SOMI --> LINB_RX | SD2_C1 --> SPIB_POCI | PMBUSA_SDA --> SD2_C1 | EMIF1_D_QM1 --> PMBUSA_SDA | TRACE_SW0 --> EMIF1_DQM1 | EPWM13_B --> EQEP5_B | FSITXA_D1 --> EPWM13_B | FSIRXG_D1 --> FSITXA_D1 | ESC_RX0_DV | |
| GPIO26 | OUTPUTXBAR3 | EQEP2_INDEX | MCLKXB | OUTPUTXBAR3 | SPIB_CLK | SD2_D2 | PMBUSA_ALERT | EMIF1_DQM2 | ESC_MDIO_CLK | EPWM14_A | FSITXA_D0 | FSIRXG_CLK --> ESC_RX0_ERR | |
| GPIO27 | OUTPUTXBAR4 | EQEP2_STROBE | MFSXB | OUTPUTXBAR4 | SPIB_STEn --> SPIB_PTE | SD2_C2 | PMBUSA_CTL | EMIF1_DQM3 | ESC_MDIO_DAT_A | EPWM14_B | FSITXA_CLK | FSIRXH_D0 --> ESC_RX0_DATA0 | |
| GPIO28 | SCIA_RX | EMIF1_CS4n | OUTPUTXBAR5 | EQEP3_A --> OUTPUTXBAR5 | SD2_D3 --> EQEP3_A | EMIF1_CS2n --> SD2_D3 | EPWM15_A --> EMIF1_CS2n | FSIRXH_D1 | | EPWM15_A | | ESC_RX0_DATA1 | |
| GPIO29 | SCIA_TX | EMIF1_SDCKE | OUTPUTXBAR6 | EQEP3_B --> OUTPUTXBAR6 | SD2_C3 --> EQEP3_B | EMIF1_CS3n --> SD2_C3 | ESC_LAT_CH0 --> EMIF1_CS3n | ESC_I2C_SDA --> ESC_LATCH0 | EPWM15_B --> ESC_I2C_SDA | ESC_SYN_C0 --> EPWM15_B | FSIRXH_CLK --> ESC_SYNC0 | ESC_RX0_DATA2 | |
| GPIO30 | CANA_RX | EMIF1_CLK | MCANA_RX | OUTPUTXBAR7 | EQEP3_STROBE | SD2_D4 | EMIF1_CS4n | ESC_LATCH1 | ESC_I2C_SCL | EPWM16_A | ESC_SYNC1 | SPID_SIMO --> SPID_PICO | |
| GPIO31 | CANA_TX | EMIF1_WEn | MCANA_TX | OUTPUTXBAR8 | EQEP3_INDEX | SD2_C4 | EMIF1_R_NW | I2CA_SDA | CM-I2CA_SDA | EPWM16_B | SPID_SOMI | SPID_PO_CI | |
| GPIO32 | I2CA_SDA | EMIF1_CS0n | SPIA_SIMO --> SPIA_PICO | CLB_OUTPUTXB_AR1 --> EQEP4_A | EMIF1_OEn --> LINB_TX | I2CA_SCL --> CLB_OUTPUTXB_AR1 | CM-I2CA_SCL --> EMIF1_OEn | SPID_CLK --> I2CA_SCL | | | | SPID_CL_K | |
| GPIO33 | I2CA_SCL | EMIF1_RNW | SPIA_SOMI --> SPIA_POCI | CLB_OUTPUTXB_AR2 --> EQEP4_B | EMIF1_BA0 | SPID_STEn --> CLB_OUTPUTXB_AR2 | EMIF1_B_A0 | | ESC_LED_ERR | | | SPID_PT_E | |
| GPIO34 | OUTPUTXBAR1 | EMIF1_CS2n | SPIA_CLK | I2CB_SDA --> EQEP4_STROBE | CLB_OUTPUTXB_AR3 --> I2CB_SDA | EMIF1_BA1 --> CLB_OUTPUTXB_AR3 | ESC_LAT_CH0 --> EMIF1_B_A1 | ENET_MII_CRS --> ESC_LATCH0 | SCIA_TX --> EPWM18_A | ESC_SYN_C0 --> SCIA_TX | ESC_SYNC0 | | |

Table 3-15. GPIO Mux Overlay Table (continued)

| 0, 4, 8, 12 | 1 | 2 | 3 | 5 | 6 | 7 | 9 | 10 | 11 | 13 | 14 | 15 | ALT |
|-------------|------------------------------|-------------------------------------|---|-------------------------------------|-------------------------------------|---|---------------------------------|-----------------------------------|------------------------------|------------|---------------|------------|--------|
| GPIO35 | SCIA_RX | EMIF1_CS3n | SPIA_STEn --> SPIA_PTE | I2CB_SCL --> EQEP4_INDEX | CLB_OUTPUTXB_AR4 --> I2CB_SCL | EMIF1_A0 --> CLB_OUTPUTXB_AR4 | ESC_LAT_CH1 --> EMIF1_A0 | ENET_MII_COL --> ESC_LATCH1 | ESC_SYNC1 --> EPWM18_B | SCIA_RX | ESC_SYNC1 | | |
| GPIO36 | SCIA_TX | EMIF1_WAIT | CANA_RX | CLB_OUTPUTXB_AR5 | EMIF1_A1 --> CANA_RX | MCAN_RX --> CLB_OUTPUTXB_AR5 | SD1_D1 --> EMIF1_A1 | MCANA_RX | | SD1_D1 | EMIF1_WEn | | |
| GPIO37 | OUTPUTXBAR2 | EMIF1_OEn | CANA_TX --> EPWM18_A | CLB_OUTPUTXB_AR6 | EMIF1_A2 --> CANA_TX | MCAN_TX --> CLB_OUTPUTXB_AR6 | SD1_D2 --> EMIF1_A2 | MCANA_TX | | SD1_D2 | EMIF1_D24 | | |
| GPIO38 | EMIF1_A0 | SCIC_TX --> EMIF1_A0 | CANB_TX --> EPWM18_B | CLB_OUTPUTXB_AR7 --> UARTA_TX | EMIF1_A3 --> SCIB_TX | ENET_MII_RX_D_V --> CLB_OUTPUTXB_AR7 | ENET_MII_CRS --> EMIF1_A3 | SD1_D3 | | SD1_D3 | EMIF1_CS2n | | |
| GPIO39 | EMIF1_A1 | SCIC_RX --> EMIF1_A1 | CANB_RX | CLB_OUTPUTXB_AR8 --> UARTA_RX | EMIF1_A4 --> SCIB_RX | ENET_MII_RX_E_RR --> CLB_OUTPUTXB_AR8 | ENET_MII_COL --> EMIF1_A4 | SD1_D4 --> ESC_MDIO_DATA | ESC_LED_RUN | SD1_D4 | FSIRXD_CLK | | |
| GPIO40 | EMIF1_A2 | I2CB_SDA --> EMIF1_A2 | ENET_MII_CRS --> EPWM13_A | ESC_I2C_SDA --> MCANB_RX | I2CB_SDA | SD4_C3 | ESC_GP_O2 | CLB_OUTPUTXB_AR1 | | SD2_C1 | ESC_I2C_SDA | | |
| GPIO41 | EMIF1_A3 | I2CB_SCL --> EMIF1_A3 | ENET_REVMIIM_DIO_RST --> EPWM13_B | ENET_MII_COL --> MCANB_TX | ESC_I2C_SCL --> I2CB_SCL | SD4_D3 | | CLB_OUTPUTXB_AR2 | | SD2_D1 | ESC_I2C_SCL | FSIRXD_CLK | |
| GPIO42 | I2CA_SDA | ENET_MDIO_CLK | UARTA_TX --> EPWM14_A | SCIA_TX --> EQEP4_A | USB0DM --> I2CA_SDA | SD4_C4 | | CLB_OUTPUTXB_AR5 | UARTA_TX | | FSIRXD_D0 | SCIA_RX | USB0DM |
| GPIO43 | I2CA_SCL | ENET_MDIO_DA | UARTA_RX --> EPWM14_B | SCIA_RX --> EQEP4_B | USB0DP --> I2CA_SCL | SD4_D4 | | CLB_OUTPUTXB_AR6 | UARTA_RX | | FSIRXD_D1 | SCIA_RX | USB0DP |
| GPIO44 | EMIF1_A4 --> SPID_POCI | ENET_MII_TX_C_LK --> EMIF1_A4 | ESC_TX1_CLK --> MCANB_RX | | SD3_C4 | UARTB_TX | | CLB_OUTPUTXB_AR6 | | FSIRXD_CLK | ESC_TX1_CLK | | |
| GPIO45 | EMIF1_A5 --> SPID_PTE | ENET_MII_TX_E_N --> EMIF1_A5 | ESC_TX1_ENA --> MCANB_TX | | SD3_D4 | UARTB_RX | | CLB_OUTPUTXB_AR7 | | | ESC_TX1_ENA | | |
| GPIO46 | EMIF1_A6 --> EPWM4_A | SCID_RX --> EMIF1_A6 | ENET_MII_TX_E_RR --> EPWM14_A | ESC_MDIO_CLK | SCIA_RX | SD3_C4 | | | | | ESC_MDIO_CLK | | |
| GPIO47 | EMIF1_A7 --> EPWM4_B | SCID_TX --> EMIF1_A7 | ENET_PPS0 --> EPWM14_B | ESC_MDIO_DATA | SCIA_TX | SD4_C3 | | | | | ESC_MDIO_DATA | | |
| GPIO48 | OUTPUTXBAR3 | EMIF1_A8 | SCIA_RX | SD1_D1 | ENET_PPS1 --> SCIA_TX | ESC_PHY_CLK --> SD1_D1 | | | | SD2_C2 | ESC_PHY_CLK | | |
| GPIO49 | OUTPUTXBAR4 | EMIF1_A9 | SCIA_RX | SD1_C1 | EMIF1_A5 --> SCIA_RX | ENET_MII_RX_C_LK --> SD1_C1 | SD2_D1 --> EMIF1_A5 | FSITXA_D0 | | SD2_D1 | FSITXA_D0 | | |

Table 3-15. GPIO Mux Overlay Table (continued)

| 0, 4, 8, 12 | 1 | 2 | 3 | 5 | 6 | 7 | 9 | 10 | 11 | 13 | 14 | 15 | ALT |
|-------------|-------------------------------|-----------|---------------------------------|--------------|-------------------------------|--|--|---|---|------------------------------------|-----------------------------------|----------------------------------|-----|
| GPIO50 | EQEP1_A | EMIF1_A10 | SPIC_SIMO --> EPWM15_A | SD1_D2 | EMIF1_A6 --> SPIC_PICO | ENET_MII_RX_D V --> SD1_D2 | SD2_D2 --> EMIF1_A6 | FSITXA_D1 | ESC_LATCH0 | SD2_D2 | FSITXA_D1 | | |
| GPIO51 | EQEP1_B | EMIF1_A11 | SPIC_SOMI --> EPWM15_B | SD1_C2 | EMIF1_A7 --> SPIC_POCI | ENET_MII_RX_E RR --> SD1_C2 | SD2_D3 --> EMIF1_A7 | FSITXA_CLK | ESC_LATCH1 | SD2_D3 | FSITXA_CLK | | |
| GPIO52 | EQEP1_STROBE | EMIF1_A12 | SPIC_CLK --> EPWM16_A | SD1_D3 | EMIF1_A8 --> SPIC_CLK | ENET_MII_RX_D ATA0 --> SD1_D3 | SD2_D4 --> EMIF1_A8 | FSIRXA_D0 | ESC_MDIO_CLK | SD2_D4 | FSIRXA_D0 | | |
| GPIO53 | EQEP1_INDEX | EMIF1_D31 | EMIF2_D15 | SPIC_STEn | SD1_C3 --> SPIC_PTE | EMIF1_A9 --> SD1_C3 | ENET_MII_RX_DAT A1 --> EMIF1_A9 | SD1_C1 | FSIRXA_D1 --> ESC_MDIO_DAT_A | SD1_C1 | FSIRXA_D1 | | |
| GPIO54 | SPIA_SIMO --> SPIA_PICO | EMIF1_D30 | EMIF2_D14 | EQEP2_A | SCIB_TX | SD1_D4 | EMIF1_A10 | ENET_MII_RX_D ATA2 | SD1_C2 --> ESC_PHY_CLK | FSIRXA_CLK --> SD1_C2 | SSIA_TX --> FSIRXA_CLK | | |
| GPIO55 | SPIA_SOMI --> SPIA_POCI | EMIF1_D29 | EMIF2_D13 --> EPWM16_B | EQEP2_B | SCIB_RX | SD1_C4 | EMIF1_D0 | ENET_MII_RX_D ATA3 | SD1_C3 --> ESC_PHYLINK_STATUS | FSITXB_D0 --> SD1_C3 | SSIA_RX --> FSITXB_D0 | | |
| GPIO56 | SPIA_CLK | EMIF1_D28 | EMIF2_D12 --> EPWM17_A | EQEP2_STROBE | SCIC_TX | SD2_D1 | EMIF1_D1 | I2CA_SDA | ENET_MII_TX_E N --> ESC_TX0_ENA | SD1_C4 | FSITXB_CLK | SSIA_CLK | |
| GPIO57 | SPIA_STEn --> SPIA_PTE | EMIF1_D27 | EMIF2_D11 --> EPWM17_B | EQEP2_INDEX | SCIC_RX | SD2_C1 | EMIF1_D2 | I2CA_SCL | ENET_MII_TX_E RR --> ESC_TX0_CLK | FSITXB_D1 --> SD3_D3 | SSIA_FSS --> FSITXB_D1 | | |
| GPIO58 | MCLKRA --> SPIA_PICO | EMIF1_D26 | EMIF2_D10 --> EPWM8_A | OUTPUTXBAR1 | SPIB_CLK | SD2_D2 | EMIF1_D3 | ESC_LED_LINK0 _ACTIVE | ENET_MII_TX_C LK --> CANA_RX | SD2_C2 | FSIRXB_D0 | SPIA_SIMO --> SPIA_PICO | |
| GPIO59 | MFSRA --> EPWM5_A | EMIF1_D25 | EMIF2_D9 --> EPWM8_B | OUTPUTXBAR2 | SPIB_STEn --> SPIB_PTE | SD2_C2 | EMIF1_D4 | ESC_LED_LINK1 _ACTIVE | ENET_MII_TX_D ATA0 --> CANA_TX | SD2_C3 | FSIRXB_D1 | SPIA_SO MI --> SPIA_POC | |
| GPIO60 | MCLKRB --> EPWM3_B | EMIF1_D24 | EMIF2_D8 --> ESC_LATCH0 | OUTPUTXBAR3 | SPIB_SIMO --> SPIB_PICO | SD2_D3 | EMIF1_D5 | ESC_LED_ERR | ENET_MII_TX_D ATA1 | SD2_C4 | FSIRXB_CLK | SPIA_CLK | |
| GPIO61 | MFSRB --> EPWM17_B | EMIF1_D23 | EMIF2_D7 --> ESC_LATCH1 | OUTPUTXBAR4 | SPIB_SOMI --> SPIB_POCI | SD2_C3 | EMIF1_D6 | ESC_LED_RUN | ENET_MII_TX_D ATA2 | CANA_RX | SPIA_STEn --> CANA_RX | SPIA_PTE | |
| GPIO62 | SCIC_RX --> SCIA_RX | EMIF1_D22 | EMIF2_D6 --> ESC_MDIO_CLK | EQEP3_A | CANA_RX | SD2_D4 | EMIF1_D7 | ESC_LED_STATE _RUN | ENET_MII_TX_D ATA3 | CANA_TX | CANA_RX | | |
| GPIO63 | SCIC_TX --> SCIA_TX | EMIF1_D21 | EMIF2_D5 --> EPWM9_A | EQEP3_B | CANA_TX | SD2_C4 | SSIA_TX --> EMIF1_R NW | ENET_MII_RX_D ATA0 --> EMIF1_BA0 | SD1_D1 | ESC_RX1 _DATA0 --> SD1_D1 | SPIB_SIMO --> ESC_RX1_DATA0 | SPIB_PICO | |

Table 3-15. GPIO Mux Overlay Table (continued)

| 0, 4, 8, 12 | 1 | 2 | 3 | 5 | 6 | 7 | 9 | 10 | 11 | 13 | 14 | 15 | ALT |
|-------------|----------------------------------|------------------------------|-------------------------------------|--|--|--------------------------------------|---|--------------------------------|-------------------------------|-------------------------------|----------------------|------------|-----|
| GPIO64 | EMIF1_D20 | EMIF2_D4 --> EMIF1_D20 | EQEP3_STROBE --> EPWM9_B | SCIA_RX --> EQEP3_STROBE | SSIA_RX --> SCIA_RX | ENET_MII_RX_D_V | ENET_MII_RX_DAT_A1 --> EMIF1_WAIT | SD1_C1 --> EMIF1_BA1 | ESC_RX1_DATA1 | SPIB_SO_MI --> SD1_C1 | ESC_RX1_DATA1 | SPIB_PO_CI | |
| GPIO65 | EMIF1_D19 | EMIF2_D3 --> EMIF1_D19 | EQEP3_INDEX --> EPWM10_A | SCIA_TX --> EQEP3_INDEX | SSIA_CLK --> SCIA_TX | ENET_MII_RX_E_RR | ENET_MII_RX_DAT_A2 --> EMIF1_WAIT | SD1_D2 | ESC_RX1_DATA2 | SPIB_CLK --> FSITXB_CLK | ESC_RX1_DATA2 | SPIB_CLK | |
| GPIO66 | EMIF1_D18 --> EQEP6_B | EMIF2_D2 --> EMIF1_D18 | I2CB_SDA --> EPWM10_B | SSIA_FSS | ENET_MII_RX_D_ATA0 --> I2CB_SDA | ENET_MII_RX_D_ATA3 | SD1_C2 --> EMIF1_OEN | ESC_RX1_DATA3 | SPIB_STEn --> FSITXB_D1 | SD1_C2 | ESC_RX1_DATA3 | SPIB_PTE | |
| GPIO67 | EMIF1_D17 | EMIF2_D1 --> EMIF1_D17 | ENET_MII_RX_C_LK --> EPWM17_A | ENET_REVMIIM_DIO_RST --> LINB_TX | SD1_D3 | | | | ESC_I2C_SDA | SD1_D3 | | | |
| GPIO68 | EMIF1_D16 | EMIF2_D0 --> EMIF1_D16 | ENET_MII_INTR --> EPWM17_B | SD1_C3 --> LINB_RX | ESC_PHY1_LINK_STATUS | | | | ESC_I2C_SCL | SD1_C3 | ESC_PHY1_LINK_STATUS | | |
| GPIO69 | EMIF1_D15 | I2CB_SCL --> EMIF1_D15 | ENET_MII_TX_E_N --> EPWM11_A | ENET_MII_RX_C_LK | SD1_D4 --> I2CB_SCL | ESC_RX1_CLK | SPIC_SIMO | | FSITXB_D0 | SD1_D4 | ESC_RX1_CLK | SPIC_PICO | |
| GPIO70 | EMIF1_D14 | CANA_RX --> EMIF1_D14 | SCIB_TX --> EPWM11_B | MCAN_RX --> CANA_RX | ENET_MII_RX_D_V --> SCIB_TX | SD1_C4 --> UARTB_TX | ESC_RX1_DV --> MCANA_RX | SPIC_SOMI | FSIRXB_D0 | SD1_C4 | ESC_RX1_DV | SPI_POC | |
| GPIO71 | EMIF1_D13 | CANA_TX --> EMIF1_D13 | SCIB_RX --> EPWM12_A | MCAN_TX --> CANA_TX | ENET_MII_RX_D_ATA0 --> SCIB_RX | ENET_MII_RX_E_RR --> UARTB_RX | ESC_RX1_ERR --> MCANA_TX | SPIC_CLK | | SD3_D1 | ESC_RX1_ERR | SPIC_CLK | |
| GPIO72 | EMIF1_D12 --> EQEP6_STROBE | CANB_TX --> EMIF1_D12 | SCIC_TX --> EPWM12_B | ENET_MII_RX_D_ATA1 --> OUTPUTXBAR8 | ENET_MII_RX_D_ATA3 --> UARTA_TX | ESC_TX1_DATA3 | SPIC_STEn --> MCANB_RX | | | SD3_C1 | ESC_TX1_DATA3 | SPIC_PTE | |
| GPIO73 | EMIF1_D11 --> EQEP6_INDEX | XCLKOUT --> EMIF1_D11 | CANB_RX --> XCLKOUT | SCIC_RX --> OUTPUTXBAR6 | ENET_RMII_CLK --> UARTA_RX | ENET_MII_RX_D_ATA2 --> EPWM5_B | SD2_D2 --> MCANB_TX | ESC_TX1_DATA2 --> SD4_D4 | | SD2_D2 | ESC_TX1_DATA2 | | |
| GPIO74 | EMIF1_D10 --> EPWM8_A | MCAN_TX --> EMIF1_D10 | ENET_MII_TX_D_ATA1 | SD2_C2 | ESC_TX1_DATA1 --> EQEP5_A | | MCANA_TX | SD1_D4 | | SD2_C2 | ESC_TX1_DATA1 | | |
| GPIO75 | EMIF1_D9 --> EPWM8_B | MCAN_RX --> EMIF1_D9 | ENET_MII_TX_D_ATA0 | SD2_D3 | ESC_TX1_DATA0 --> EQEP5_B | SPID_CLK | MCANA_RX | CLB_OUTPUTXBAR8 | | SD2_D3 | ESC_TX1_DATA0 | | |
| GPIO76 | EMIF1_D8 --> EPWM9_A | SCID_RX --> EMIF1_D8 | ENET_MII_RX_E_RR | SD2_C3 | ESC_PHY_RESE_Tn --> EQEP5_STROBE | SD3_C1 | | SD4_D4 | | SD2_C3 | ESC_PHY_RESE_Tn | | |

Table 3-15. GPIO Mux Overlay Table (continued)

| 0, 4, 8, 12 | 1 | 2 | 3 | 5 | 6 | 7 | 9 | 10 | 11 | 13 | 14 | 15 | ALT |
|-------------|------------------------------|----------------------------------|---------------------------------|----------------------------------|---|--------------------------|---------------------------------|------------------------------------|--------------------------------|--------|----------------------------|---------------|-----|
| GPIO77 | EMIF1_D7 --> EPWM9_B | SCID_RX --> EMIF1_D7 | SD2_D4 | ESC_RX0_CLK | EQEP5_INDEX | SD3_D1 | | SD1_D4 | | SD2_D4 | ESC_RX0_CLK | | |
| GPIO78 | EMIF1_D6 --> EPWM10_A | EQEP2_A --> EMIF1_D6 | SD2_C4 | ESC_RX0_DV | EQEP2_A | SD3_C2 | | SD4_D4 | | SD2_C4 | ESC_RX0_DV | | |
| GPIO79 | EMIF1_D5 --> EPWM10_B | EQEP2_B --> EMIF1_D5 | SD2_D1 | ESC_RX0_ERR --> ERRORSTS | EQEP2_B | SD3_D2 | | | | SD2_D1 | ESC_RX0_ERR | | |
| GPIO80 | EMIF1_D4 --> EPWM11_A | EQEP2_STROBE --> EMIF1_D4 | SD2_C1 | ESC_RX0_DATA0 --> ERRORSTS | EQEP2_STROBE | SD3_C3 | | SD1_D4 | | SD2_C1 | ESC_RX0_DATA0 | | |
| GPIO81 | EMIF1_D3 --> EPWM11_B | EQEP2_INDEX --> EMIF1_D3 | ESC_RX0_DATA1 | | EQEP2_INDEX | SD3_D3 | | | | | ESC_RX0_DATA1 | | |
| GPIO82 | EMIF1_D2 --> EPWM12_A | ESC_RX0_DATA2 --> EMIF1_D2 | | | | | | | | SD3_C2 | ESC_RX0_DATA2 | | |
| GPIO83 | EMIF1_D1 --> EPWM12_B | ESC_RX0_DATA3 --> EMIF1_D1 | | | | | | | | SD3_D2 | ESC_RX0_DATA3 | | |
| GPIO84 | SCIA_TX --> EPWM12_B | MDXB --> EMIF1_D1 | UARTA_TX --> EMIF1_CS4n | ESC_TX0_ENA --> SCIA_TX | MDXA --> EQEP6_A | | SD3_D2 | | UARTA_TX | SD3_C2 | ESC_TX0_ENA | ESC_RX0_DATA3 | |
| GPIO85 | EMIF1_D0 --> EPWM13_A | SCIA_RX --> EMIF1_D0 | MDRB | UARTA_RX --> SCIA_RX | ESC_TX0_CLK --> EQEP6_B | MDRA --> SD3_D1 | | | UARTA_RX | SD3_D3 | ESC_TX0_CLK | EMIF1_D_QM2 | |
| GPIO86 | EMIF1_A13 --> EPWM13_B | EMIF1_CAS --> EMIF1_A13 | SCIB_TX --> EMIF1_CAS | MCLKXB --> SCIB_TX | ESC_PHY0_LINK_STATUS --> EQEP6_STROBE | MCLKXA | | | | SD3_C3 | ESC_PHY0_LINK_STATUS | | |
| GPIO87 | EMIF1_A14 --> EPWM14_A | EMIF1_RAS --> EMIF1_A14 | SCIB_RX --> EMIF1_RAS | MFSXB --> SCIB_RX | EMIF1_DQM3 --> EQEP6_INDEX | ESC_TX0_DATA0 | MFSXA --> EMIF1_D_QM3 | | | SD3_D4 | ESC_TX0_DATA0 | | |
| GPIO88 | EMIF1_A15 --> EPWM14_B | EMIF1_DQM0 --> EMIF1_A15 | EMIF1_DQM1 --> EMIF1_DQM0 | ESC_TX0_DATA1 | | | EMIF1_D_QM1 | | | SD3_C4 | ESC_TX0_DATA1 | | |
| GPIO89 | EMIF1_A16 --> EPWM15_A | EMIF1_DQM1 --> EMIF1_A16 | SCIC_TX --> EMIF1_DQM1 | EMIF1_CAS | ESC_TX0_DATA2 | SD1_D3 | EMIF1_C_AS | | | SD4_D1 | ESC_TX0_DATA2 | SPID_PT_E | |
| GPIO90 | EMIF1_A17 --> EPWM15_B | EMIF1_DQM2 --> EMIF1_A17 | SCIC_RX --> EMIF1_DQM2 | EMIF1_RAS | ESC_TX0_DATA3 | SD1_C3 | EMIF1_R_AS | | | SD4_C1 | ESC_TX0_DATA3 | SPID_CL_K | |
| GPIO91 | EMIF1_A18 --> EPWM16_A | EMIF1_DQM3 --> EMIF1_A18 | I2CA_SDA --> EMIF1_DQM3 | EMIF1_DQM2 | PMBUSA_SCL --> I2CA_SDA | SSIA_TX --> SD4_D2 | FSIRXF_D0 --> AR1 | CLB_OUTPUTXB --> EMIF1_D_QM2 | SPID_SIMO | | CLB_OUTPUTXB --> AR1 | SPID_PIC_O | |
| GPIO92 | EMIF1_A19 --> EPWM16_B | EMIF1_BA1 --> EMIF1_A19 | I2CA_SCL --> EMIF1_BA1 | EMIF1_DQM0 | PMBUSA_SDA --> I2CA_SCL | SSIA_RX --> SD4_C2 | FSIRXF_D1 --> EMIF1_D_QM0 | CLB_OUTPUTXB --> PMBUSA_SDA | SPID_SOMI --> FSIRXD_CLK | | CLB_OUTPUTXB --> AR2 | SPID_PO_CI | |

Table 3-15. GPIO Mux Overlay Table (continued)

| 0, 4, 8, 12 | 1 | 2 | 3 | 5 | 6 | 7 | 9 | 10 | 11 | 13 | 14 | 15 | ALT |
|-------------|-------------------------------|------------------------------------|----------------------------------|---|-------------------------------|-----------------------------------|-------------------------------|----------------------------------|-------------|------------|------------------|----------|-----|
| GPIO93 | EMIF1_BA0 --> EPWM17_A | SCID_TX | PMBUSA_ALERT --> EMIF1_BA0 | SSIA_CLK | FSIRXF_CLK | CLB_OUTPUTXB_AR3 --> SD4_D3 | SPID_CLK | PMBUSA_ALERT | ESC_TX1_CLK | | CLB_OUTPUTXB_AR3 | SPID_CLK | |
| GPIO94 | SCID_RX --> EPWM17_B | EMIF1_BA1 | PMBUSA_CTL | SSIA_FSS | FSIRXG_D0 | CLB_OUTPUTXB_AR4 --> SD4_C3 | SPID_STEn --> EMIF1_BA1 | PMBUSA_CTL | ESC_TX1_ENA | | CLB_OUTPUTXB_AR4 | SPID_PTE | |
| GPIO95 | EMIF2_A12 --> EPWM18_A | FSIRXG_D1 --> EQEP4_A | CLB_OUTPUTXB_AR5 | | SD1_D1 | | | ESC_GPO10 | | | CLB_OUTPUTXB_AR5 | | |
| GPIO96 | EMIF2_DQM1 --> EPWM18_B | EQEP1_A --> EQEP4_B | FSIRXG_CLK | CLB_OUTPUTXB_AR6 --> EQEP1_A | SD1_C1 | | | ESC_GPO11 | | | CLB_OUTPUTXB_AR6 | | |
| GPIO97 | EMIF2_DQM0 | EQEP1_B --> EQEP4_STROBE | FSIRXH_D0 | CLB_OUTPUTXB_AR7 --> EQEP1_B | SD1_D2 | | | ESC_GPI17 | | | CLB_OUTPUTXB_AR7 | | |
| GPIO98 | EMIF2_A0 | EQEP1_STROBE --> EQEP4_INDEX | FSIRXH_D1 | CLB_OUTPUTXB_AR8 --> EQEP1_STROBE | SD1_C2 | | | ESC_GPI18 | | | CLB_OUTPUTXB_AR8 | | |
| GPIO99 | EMIF2_A1 | EQEP1_INDEX --> EMIF1_DQM3 | FSIRXH_CLK --> EPWM8_A | EQEP1_INDEX | | SD4_D4 | | ESC_GPI21 | | | EMIF1_D17 | | |
| GPIO100 | EMIF2_A2 --> SPIA_PICO | EQEP2_A --> EMIF1_BA1 | SPIC_SIMO --> EPWM9_A | ESC_GPI0 --> EQEP2_A | FSITXA_D0 --> SPIC_PICO | SD4_C4 | SD1_D1 | ESC_GPI0 | FSIRXD_D1 | FSITXA_D0 | EMIF1_D24 | | |
| GPIO101 | EMIF2_A3 --> EPWM18_A | EQEP2_B | SPIC_SOMI | ESC_GPI1 --> EQEP2_B | FSITXA_D1 --> SPIC_POCI | | | ESC_GPI1 | EMIF1_A5 | FSITXA_D1 | | | |
| GPIO102 | EMIF2_A4 --> EPWM18_B | EQEP2_STROBE | SPIC_CLK | ESC_GPI2 --> EQEP2_STROBE | FSITXA_CLK --> SPIC_CLK | | | ESC_GPI2 | EMIF1_A6 | FSITXA_CLK | | | |
| GPIO103 | EMIF2_A5 | EQEP2_INDEX --> EMIF1_BA0 | SPIC_STEn --> EPWM8_B | ESC_GPI3 --> EQEP2_INDEX | FSIRXA_D0 --> SPIC_PTE | SD4_C4 | | ESC_GPI3 | | FSIRXA_D0 | | | |
| GPIO104 | I2CA_SDA | EMIF2_A6 --> EPWM18_A | EQEP3_A | SCID_TX --> EQEP3_A | ESC_GPI4 --> SD3_D1 | CM-I2CA_SDA | FSIRXA_D1 | ESC_GPI4 | | FSIRXA_D1 | ESC_SYNC0 | | |
| GPIO105 | I2CA_SCL | EMIF2_A7 --> EPWM18_B | EQEP3_B | SCID_RX --> EQEP3_B | ESC_GPI5 --> SD3_C1 | CM-I2CA_SCL | FSIRXA_CLK | ENET_MDIO_CLK --> ESC_GPI5 | | FSIRXA_CLK | ESC_SYNC1 | | |
| GPIO106 | EMIF2_A8 --> EPWM16_A | EQEP3_STROBE --> EMIF1_A10 | SCIC_TX | ESC_GPI6 --> EQEP3_STROBE | FSITXB_D0 --> SD3_D2 | ENET_MDIO_DA --> TA | | ESC_GPI6 | | FSITXB_D0 | | | |
| GPIO107 | EMIF2_A9 --> EPWM16_B | EQEP3_INDEX | SCIC_RX | ESC_GPI7 --> EQEP3_INDEX | FSITXB_D1 --> SD3_C2 | ENET_REVMMI_M --> DI0_RST | | ESC_GPI7 | | FSITXB_D1 | | | |
| GPIO108 | EMIF2_A10 --> EPWM17_A | ESC_GPI8 --> EMIF1_A12 | FSITXB_CLK | ENET_MII_INTR --> EQEP5_A | SD3_D3 | | | ESC_GPI8 | | FSITXB_CLK | | | |

Table 3-15. GPIO Mux Overlay Table (continued)

| 0, 4, 8, 12 | 1 | 2 | 3 | 5 | 6 | 7 | 9 | 10 | 11 | 13 | 14 | 15 | ALT |
|-------------|--------------------------------|------------------------------|-----------------------|---|---|-----------------------------|---|-----------|----|------------|----|----|-----|
| GPIO109 | EMIF2_A11 --> EPWM17_B | ESC_GPI9 --> EMIF1_A11 | ENET_MII_CRS | EQEP5_B | SD3_C3 | | | ESC_GPI9 | | | | | |
| GPIO110 | EMIF2_WAIT --> EMIF1_D31 | ESC_GPI10 | FSIRXB_D0 | ENET_MII_COL --> EQEP5_STROBE | SD3_D4 | | | ESC_GPI10 | | FSIRXB_D0 | | | |
| GPIO111 | EMIF2_BA0 --> EMIF1_D30 | ESC_GPI11 | FSIRXB_D1 | ENET_MII_RX_C LK --> EQEP5_INDEX | SD3_C4 | | | ESC_GPI11 | | FSIRXB_D1 | | | |
| GPIO112 | EMIF2_BA1 --> EMIF1_D29 | ESC_GPI12 | FSIRXB_CLK | ENET_MII_RX_D V | | SD1_D3 | | ESC_GPI12 | | FSIRXB_CLK | | | |
| GPIO113 | EMIF2_CAS --> EMIF1_D28 | ESC_GPI13 | ENET_MII_RX_E RR | | | SD1_C3 | | ESC_GPI13 | | | | | |
| GPIO114 | EMIF2_RAS --> EMIF1_D27 | ESC_GPI14 | ENET_MII_RX_D ATA0 | | | SD1_D4 | | ESC_GPI14 | | | | | |
| GPIO115 | EMIF2_CS0n --> EMIF1_D26 | OUTPUTXBAR5 | ESC_GPI15 | FSIRXC_D0 --> OUTPUTXBAR5 | ENET_MII_RX_D ATA1 | SD1_C4 | | ESC_GPI15 | | FSIRXC_D0 | | | |
| GPIO116 | EMIF2_CS2n | OUTPUTXBAR6 | ESC_GPI16 | FSIRXC_D1 --> OUTPUTXBAR6 | ENET_MII_RX_D ATA2 | | | ESC_GPI16 | | FSIRXC_D1 | | | |
| GPIO117 | EMIF2_SDCKE | ESC_GPI17 | FSIRXC_CLK | ENET_MII_RX_D ATA3 | | | | ESC_GPI17 | | FSIRXC_CLK | | | |
| GPIO118 | EMIF2_CLK | ESC_GPI18 | FSIRXD_D0 | ENET_MII_TX_E N | | | | ESC_GPI18 | | FSIRXD_D0 | | | |
| GPIO119 | EMIF2_RNW --> EMIF1_D25 | ESC_GPI19 | FSIRXD_D1 | ENET_MII_TX_E RR --> MCANB_TX | | | | ESC_GPI19 | | FSIRXD_D1 | | | |
| GPIO120 | EMIF2_WEn --> EMIF1_D24 | ESC_GPI20 | FSIRXD_CLK | ENET_MII_TX_C LK --> MCANB_RX | | | | ESC_GPI20 | | FSIRXD_CLK | | | |
| GPIO121 | EMIF2_OEn | ESC_GPI21 | FSIRXE_D0 | ENET_MII_TX_D ATA0 | | | | ESC_GPI21 | | | | | |
| GPIO122 | EMIF2_D15 --> EMIF1_D23 | SPIC_SIMO | SD1_D1 | ESC_GPI22 | ENET_MII_TX_D ATA1 --> SPIC_PICO | SD1_D1 | | ESC_GPI22 | | | | | |
| GPIO123 | EMIF2_D14 --> EMIF1_D22 | SPIC_SOMI | SD1_C1 | ESC_GPI23 | ENET_MII_TX_D ATA2 --> SPIC_POCI | SD1_C1 | | ESC_GPI23 | | | | | |
| GPIO124 | EMIF2_D13 --> EMIF1_D21 | SPIC_CLK | SD1_D2 | ESC_GPI24 | ENET_MII_TX_D ATA3 --> SPIC_CLK | SD1_D2 | | ESC_GPI24 | | | | | |
| GPIO125 | EMIF2_D12 --> EMIF1_D20 | SPIC_STEn | SD1_C2 | ESC_GPI25 | FSIRXE_D1 --> SPIC_PTE | ESC_LATCH0 --> SD1_C2 | | ESC_GPI25 | | ESC_LATCH0 | | | |

Table 3-15. GPIO Mux Overlay Table (continued)

| 0, 4, 8, 12 | 1 | 2 | 3 | 5 | 6 | 7 | 9 | 10 | 11 | 13 | 14 | 15 | ALT |
|-------------|-------------------------------|----------------------------|--------------------------|---------------|---------------------------------|------------------------------|---|-----------|-----------------------|--------|--------------------------|----|-----|
| GPIO126 | EMIF2_D11 --> EMIF1_D19 | SD1_D3 | ESC_GPI26 | FSIRXE_CLK | ESC_LATCH1 --> SPID_PICO | SD1_D3 | | ESC_GPI26 | | | ESC_LATCH1 | | |
| GPIO127 | EMIF2_D10 --> EMIF1_D18 | SD1_C3 | ESC_GPI27 | ESC_SYNC0 | SPID_POCI | SD1_C3 | | ESC_GPI27 | | | ESC_SYNC0 | | |
| GPIO128 | EMIF2_D9 --> EMIF1_D17 | SD1_D4 | ESC_GPI28 | ESC_SYNC1 | SPID_CLK | SD1_D4 | | ESC_GPI28 | | | ESC_SYNC1 | | |
| GPIO129 | EMIF2_D8 --> EMIF1_D16 | SD1_C4 | ESC_GPI29 | ESC_TX1_ENA | SPID_PTE | SD1_C4 | | ESC_GPI29 | | | ESC_TX1_ENA | | |
| GPIO130 | EMIF2_D7 --> EPWM13_A | SD2_D1 | ESC_GPI30 | ESC_TX1_CLK | | SD2_D1 | | ESC_GPI30 | | | ESC_TX1_CLK | | |
| GPIO131 | EMIF2_D6 --> EPWM13_B | SD2_C1 | ESC_GPI31 | ESC_TX1_DATA0 | | SD2_C1 | | ESC_GPI31 | | | ESC_TX1_DATA0 | | |
| GPIO132 | EMIF2_D5 --> EPWM14_A | SD2_D2 | ESC_GPO0 | ESC_TX1_DATA1 | | SD2_D2 | | ESC_GPO0 | | | ESC_TX1_DATA1 | | |
| GPIO133 | SD2_C2 --> EMIF1_A11 | AUXCLKIN --> EPWM9_A | | | | SD2_C2 | | | ESC_LED_STATE _RUN | | | | |
| GPIO134 | EMIF2_D4 --> EPWM14_B | SD2_D3 | ESC_GPO1 | ESC_TX1_DATA2 | | SD2_D3 | | ESC_GPO1 | | SD2_C1 | ESC_TX1_DATA2 | | |
| GPIO135 | EMIF2_D3 | SCIA_TX | SD2_C3 | ESC_GPO2 | ESC_TX1_DATA3 --> SCIA_RX | SD2_C3 | | ESC_GPO2 | SD2_C1 | | ESC_TX1_DATA3 | | |
| GPIO136 | EMIF2_D2 | SCIA_RX | SD2_D4 | ESC_GPO3 | ESC_RX1_DV --> SCIA_RX | SD2_D4 | | ESC_GPO3 | | | ESC_RX1_DV | | |
| GPIO137 | EPWM13_A | EMIF2_D1 | SCIB_TX | SD2_C4 | ESC_GPO4 --> SCIB_RX | ESC_RX1_CLK --> SD2_C4 | | ESC_GPO4 | | | ESC_RX1_CLK | | |
| GPIO138 | EPWM13_B | EMIF2_D0 | SCIB_RX | ESC_GPO5 | ESC_RX1_ERR --> SCIB_RX | | | ESC_GPO5 | | | ESC_RX1_ERR | | |
| GPIO139 | EPWM14_A | SCIC_RX | ESC_GPO6 | ESC_RX1_DATA0 | SCIA_RX | | | ESC_GPO6 | | | ESC_RX1_DATA0 | | |
| GPIO140 | EPWM14_B | SCIC_TX | ESC_GPO7 | ESC_RX1_DATA1 | SCIA_RX | | | ESC_GPO7 | | | ESC_RX1_DATA1 | | |
| GPIO141 | EPWM15_A | SCID_RX | ESC_GPO8 | ESC_RX1_DATA2 | SCIB_RX | | | ESC_GPO8 | | | ESC_RX1_DATA2 | | |
| GPIO142 | EPWM15_B | SCID_TX | ESC_GPO9 | ESC_RX1_DATA3 | SCIB_RX | | | ESC_GPO9 | | | ESC_RX1_DATA3 | | |
| GPIO143 | EPWM16_A | ESC_GPO10 | ESC_LED_LINK0 _ACTIVE | | | | | ESC_GPO10 | | | ESC_LED_LINK0 _ACTIVE | | |
| GPIO144 | EPWM16_B | ESC_GPO11 | ESC_LED_LINK1 _ACTIVE | | | | | ESC_GPO11 | | | ESC_LED_LINK1 _ACTIVE | | |
| GPIO145 | EPWM1_A | ESC_GPO12 | ESC_LED_ERR | | MCANB_TX | | | ESC_GPO12 | | | ESC_LED_ERR | | |
| GPIO146 | EPWM1_B | ESC_GPO13 | ESC_LED_RUN | | MCANB_RX | | | ESC_GPO13 | | | ESC_LED_RUN | | |
| GPIO147 | EPWM2_A | ESC_GPO14 | ESC_LED_STATE _RUN | | EQEP5_A | | | ESC_GPO14 | | | ESC_LED_STATE _RUN | | |
| GPIO148 | EPWM2_B | ESC_GPO15 | ESC_PHYO_LINK STATUS | | EQEP5_B | | | ESC_GPO15 | | | ESC_PHYO_LINK STATUS | | |

Table 3-15. GPIO Mux Overlay Table (continued)

| 0, 4, 8, 12 | 1 | 2 | 3 | 5 | 6 | 7 | 9 | 10 | 11 | 13 | 14 | 15 | ALT |
|-------------|----------|-----------|----------------------|---|--------------|---|---|-----------|----|-------------|----------------------|----|-----|
| GPIO149 | EPWM3_A | ESC_GPO16 | ESC_PHY1_LINK_STATUS | | EQEP5_STROBE | | | ESC_GPO16 | | | ESC_PHY1_LINK_STATUS | | |
| GPIO150 | EPWM3_B | ESC_GPO17 | ESC_I2C_SDA | | EQEP5_INDEX | | | ESC_GPO17 | | | ESC_I2C_SDA | | |
| GPIO151 | EPWM4_A | ESC_GPO18 | ESC_I2C_SCL | | PMBUSA_SCL | | | ESC_GPO18 | | FSITXA_D_0 | ESC_I2C_SCL | | |
| GPIO152 | EPWM4_B | ESC_GPO19 | ESC_MDIO_CLK | | PMBUSA_SDA | | | ESC_GPO19 | | FSITXA_D_1 | ESC_MDIO_CLK | | |
| GPIO153 | EPWM5_A | ESC_GPO20 | ESC_MDIO_DAT_A | | PMBUSA_ALERT | | | ESC_GPO20 | | FSITXA_C_LK | ESC_MDIO_DAT_A | | |
| GPIO154 | EPWM5_B | ESC_GPO21 | ESC_PHY_CLK | | PMBUSA_CTL | | | ESC_GPO21 | | FSIRXA_D0 | ESC_PHY_CLK | | |
| GPIO155 | EPWM6_A | ESC_GPO22 | ESC_PHY_RESE_Tn | | | | | ESC_GPO22 | | FSIRXA_D1 | ESC_PHY_RESE_Tn | | |
| GPIO156 | EPWM6_B | ESC_GPO23 | ESC_TX0_ENA | | | | | ESC_GPO23 | | FSIRXA_CLK | ESC_TX0_ENA | | |
| GPIO157 | EPWM7_A | ESC_GPO24 | ESC_TX0_CLK | | | | | ESC_GPO24 | | FSITXB_D_0 | ESC_TX0_CLK | | |
| GPIO158 | EPWM7_B | ESC_GPO25 | ESC_TX0_DATA0 | | | | | ESC_GPO25 | | FSITXB_D_1 | ESC_TX0_DATA0 | | |
| GPIO159 | EPWM8_A | ESC_GPO26 | ESC_TX0_DATA1 | | | | | ESC_GPO26 | | FSITXB_C_LK | ESC_TX0_DATA1 | | |
| GPIO160 | EPWM8_B | ESC_GPO27 | ESC_TX0_DATA2 | | | | | ESC_GPO27 | | FSIRXB_D0 | ESC_TX0_DATA2 | | |
| GPIO161 | EPWM9_A | ESC_GPO28 | ESC_TX0_DATA3 | | | | | ESC_GPO28 | | FSIRXB_D1 | ESC_TX0_DATA3 | | |
| GPIO162 | EPWM9_B | ESC_GPO29 | ESC_RX0_DV | | | | | ESC_GPO29 | | FSIRXB_CLK | ESC_RX0_DV | | |
| GPIO163 | EPWM10_A | ESC_GPO30 | ESC_RX0_CLK | | | | | ESC_GPO30 | | FSIRXC_D0 | ESC_RX0_CLK | | |
| GPIO164 | EPWM10_B | ESC_GPO31 | ESC_RX0_ERR | | | | | ESC_GPO31 | | FSIRXC_D1 | ESC_RX0_ERR | | |
| GPIO165 | EPWM11_A | MDXA | ESC_RX0_DATA0 | | | | | | | FSIRXC_CLK | ESC_RX0_DATA0 | | |
| GPIO166 | EPWM11_B | MDRA | ESC_RX0_DATA1 | | | | | | | FSIRXD_D0 | ESC_RX0_DATA1 | | |
| GPIO167 | EPWM12_A | MCLKXA | ESC_RX0_DATA2 | | | | | | | FSIRXD_D1 | ESC_RX0_DATA2 | | |
| GPIO168 | EPWM12_B | MFSXA | ESC_RX0_DATA3 | | | | | | | FSIRXD_CLK | ESC_RX0_DATA3 | | |
| GPIO169 | | | | | | | | | | | | | |
| GPIO170 | | | | | | | | | | | | | |
| GPIO171 | | | | | | | | | | | | | |
| GPIO172 | | | | | | | | | | | | | |
| GPIO173 | | | | | | | | | | | | | |
| GPIO174 | | | | | | | | | | | | | |
| GPIO175 | | | | | | | | | | | | | |
| GPIO176 | | | | | | | | | | | | | |
| GPIO177 | | | | | | | | | | | | | |

Table 3-15. GPIO Mux Overlay Table (continued)

| 0, 4, 8, 12 | 1 | 2 | 3 | 5 | 6 | 7 | 9 | 10 | 11 | 13 | 14 | 15 | ALT |
|-------------|--------------|--------------|------------|-------------|-----------|----------|--------------|------------|---------------|----------|-----------------|-------------------|-----|
| GPIO178 | | | | | | | | | | | | | |
| GPIO179 | | | | | | | | | | | | | |
| GPIO180 | | | | | | | | | | | | | |
| GPIO181 | | | | | | | | | | | | | |
| GPIO182 | | | | | | | | | | | | | |
| GPIO183 | | | | | | | | | | | | | |
| GPIO184 | | | | | | | | | | | | | |
| GPIO185 | | | | | | | | | | | | | |
| GPIO186 | | | | | | | | | | | | | |
| GPIO187 | | | | | | | | | | | | | |
| GPIO188 | | | | | | | | | | | | | |
| GPIO189 | | | | | | | | | | | | | |
| GPIO190 | | | | | | | | | | | | | |
| GPIO191 | | | | | | | | | | | | | |
| GPIO192 | | | | | | | | | | | | | |
| GPIO193 | | | | | | | | | | | | | |
| GPIO194 | | | | | | | | | | | | | |
| GPIO195 | | | | | | | | | | | | | |
| GPIO196 | | | | | | | | | | | | | |
| GPIO197 | | | | | | | | | | | | | |
| GPIO198 | EQEP1_A | EPWM9_B | SPIA_PICO | | | | | | | | ESC_PDI_UC_IR_Q | | |
| GPIO199 | EQEP1_STROBE | EPWM17_A | SCIB_TX | EPWM12_A | SPIB_CLK | SD1_D4 | MCANA_T_X | EMIF1_RAS | | | SPIC_CLK | | |
| GPIO200 | EQEP1_INDEX | EPWM17_B | SCIB_RX | EPWM12_B | SPIB_PTE | SD1_C4 | MCANA_RX | EMIF1_CAS | ESC_TX1_DATA1 | | SPIC_PTE | | |
| GPIO201 | OUTPUTXBAR1 | EQEP2_A | EPWM18_A | LINB_TX | SPIB_PICO | SD2_D1 | PMBUSA_SCL | EMIF1_DQM0 | ESC_TX1_DATA2 | EPWM13_A | | | |
| GPIO202 | OUTPUTXBAR2 | EQEP2_B | EPWM18_B | LINB_RX | SPIB_POCI | SD2_C1 | PMBUSA_SDA | EMIF1_DQM1 | ESC_TX1_DATA3 | EPWM13_B | FSITXA_D1 | | |
| GPIO203 | OUTPUTXBAR3 | EQEP2_INDEX | SPIA_POCI | OUTPUTXBAR3 | SPIB_CLK | SD3_D1 | PMBUSA_ALERT | EMIF1_DQM2 | ESC_MDIO_CLK | EPWM14_A | FSITXA_D0 | EPWM8_B | |
| GPIO204 | OUTPUTXBAR4 | EQEP2_STROBE | SPIA_CLK | OUTPUTXBAR4 | SPIB_PTE | SD2_C2 | PMBUSA_CTL | EMIF1_DQM3 | ESC_MDIO_DATA | EPWM14_B | FSITXA_CLK | SD1_D3 | |
| GPIO205 | EQEP1_INDEX | EPWM10_A | SPIA_PTE | | | | | | OUTPUTXBAR1 | | | SD1_C3 | |
| GPIO206 | EMIF1_A11 | EPWM10_B | EMIF1_WEn | | | | | | OUTPUTXBAR2 | | ESC_PHY_CLK | ESC_LED_STATE_RUN | |
| GPIO207 | EQEP2_A | EPWM11_A | EXTSYNCOUT | CANA_TX | SD4_D1 | SCIA_RX | LINA_RX | I2CB_SCL | OUTPUTXBAR3 | | ESC_RX1_CLK | PMBUSA_ALERT | |
| GPIO208 | EQEP2_B | EPWM11_B | EMIF1_D13 | SPIB_PICO | SD4_C1 | SCIA_TX | | | OUTPUTXBAR4 | | ESC_RX1_DV | PMBUSA_CTL | |
| GPIO209 | EQEP2_STROBE | EPWM12_A | EMIF1_D14 | SPIB_POCI | SD4_D2 | EPWM12_B | | LINB_RX | OUTPUTXBAR5 | | ESC_RX1_ERR | PMBUSA_SDA | |
| GPIO210 | EQEP2_INDEX | EPWM12_B | EMIF1_D15 | | SD4_C2 | | | LINB_TX | OUTPUTXBAR6 | | ESC_RX0_DATA2 | PMBUSA_SCL | |

Table 3-15. GPIO Mux Overlay Table (continued)

| 0, 4, 8, 12 | 1 | 2 | 3 | 5 | 6 | 7 | 9 | 10 | 11 | 13 | 14 | 15 | ALT |
|-------------|--------------|-------------|-----------|-------------|--------------|------------------|-------------|------------|-------------|----------|----------------------|--------------|---------|
| GPIO211 | EQEP6_A | EPWM14_A | | | SD4_D3 | | | | OUTPUTXBAR7 | | ESC_LED_LINK0_ACTIVE | | |
| GPIO212 | EQEP6_B | EPWM14_B | | | SD4_C3 | | | | | | ESC_LED_LINK1_ACTIVE | | |
| GPIO213 | EQEP6_STROBE | EPWM8_A | | | SD4_D4 | | | LINB_TX | | | ESC_LED_ERR | | |
| GPIO214 | CANA_RX | EMIF1_CLK | MCANA_RX | OUTPUTXBAR7 | EQEP3_STROBE | SD2_D4 | EMIF1_C_S4n | ESC_LATCH1 | ESC_I2C_SCL | EPWM16_A | ESC_SYNC1 | SPID_PICO | |
| GPIO215 | SCIA_RX | EMIF1_CS4n | CANA_RX | OUTPUTXBAR5 | EQEP3_A | SD2_D3 | EMIF1_C_S2n | I2CB_SDA | SPIC_POCI | EPWM15_A | LINA_TX | EMIF1_D1_2 | |
| GPIO216 | SCIA_TX | EMIF1_SDCKE | SPID_CLK | OUTPUTXBAR6 | EQEP3_B | SD2_C3 | EMIF1_C_S3n | ESC_LATCH0 | ESC_I2C_SDA | EPWM15_B | ESC_SYNC0 | EMIF1_D1_3 | |
| GPIO217 | CANA_TX | EMIF1_WEn | MCANA_TX | OUTPUTXBAR8 | EQEP3_INDEX | SD2_C4 | EMIF1_R_NW | I2CA_SDA | SPID_PTE | EPWM16_B | LINB_TX | SPID_POC | |
| GPIO218 | I2CA_SDA | EMIF1_CS0n | SPIA_PICO | EQEP4_A | LINB_TX | CLB_OUTPUTXB_AR1 | EMIF1_O_En | I2CA_SCL | | | | SPID_CLK | |
| GPIO219 | EQEP6_INDEX | EPWM8_B | | | SD4_C4 | | | | | | ESC_LED_RUN | | |
| GPIO220 | | EPWM6_A | SPID_POCI | OUTPUTXBAR2 | SCIB_TX | MCANA_TX | | | | | | PMBUSA_ALERT | X1 |
| GPIO221 | | EPWM6_B | SPID_PTE | OUTPUTXBAR3 | SCIB_RX | MCANA_RX | | | | | | PMBUSA_CTL | X2 |
| GPIO222 | TDI | EPWM7_A | SPIA_PICO | OUTPUTXBAR4 | SCIA_RX | UARTB_TX | I2CA_SD_A | SPIC_CLK | | | ESC_PDI_UC_IR_Q | PMBUSA_SDA | GPIO222 |
| GPIO223 | TDO | EPWM7_B | EMIF1_A11 | OUTPUTXBAR5 | SCIA_TX | UARTB_RX | I2CA_SCL | SPIC_PTE | | | | PMBUSA_SCL | GPIO223 |
| GPIO224 | ERRORSTS | EMIF1_SDCKE | XCLKOUT | OUTPUTXBAR1 | | | | | | SD2_C1 | ESC_PDI_UC_IR_Q | | |

3.9 Analog Multiplexing Changes

[Analog Multiplexing Changes](#) outlines the differences and similarities that exist in the analog mux between F2838x and F28P65x for the 176-Pin PTP devices. The main changes are the absence of ADCD and the increase in the number of CMPSS modules in F28P65x from the eight that exist in F2838x to eleven.

3.9.1 F2838x_176PTP vs F28P65x_176PTP Analog Connections Comparison

Table 3-16. Analog Mux Legend

| Color | Description |
|-------|---|
| | common for both devices |
| Red | applicable only for F2838x |
| Green | applicable only for F28P65x |
| Blue | different between devices, F2838x listed on first row and F28P65x in second row |

Table 3-17. Analog Mux Overlay Table

| Pin | Name | ADCA | ADCB | ADCC | ADCD | DAC | High Positive | High Negative | Low Positive | Low Negative | AIO |
|-----|------|------|------|------|------|-----|---------------|---------------|--------------|--------------|-----|
| 22 | C0 | | | C0 | | | CMP6_HP1 | CMP6_HN1 | CMP6_LP1 | CMP6_LN1 | |
| 23 | C1 | | | C1 | | | CMP6_HP2 | | CMP6_LP2 | | |

Table 3-17. Analog Mux Overlay Table (continued)

| Pin | Name | ADCA | ADCB | ADCC | ADCD | DAC | High Positive | High Negative | Low Positive | Low Negative | AIO |
|-----|--|------|------|------|------|----------|---------------|---------------|--------------|--------------|--------|
| 24 | C9 | | | C9 | | | CMP11_HP2 | | CMP11_LP2 | | |
| 25 | C8 | | | C8 | | | CMP10_HP2 | | CMP10_LP2 | | |
| 26 | C7 | | | C7 | | | CMP11_HP1 | | CMP11_LP1 | | |
| 27 | C6 | | | C6 | | | CMP10_HP1 | | CMP10_LP1 | | |
| 28 | C5 | | | C5 | | | | CMP5_HN0 | CMP2_LP3 | CMP5_LN0 | |
| 29 | C4/CMPIN5P -> C4 | | | C4 | | | CMP5_HP0 | CMP10_HN1 | CMP5_LP0 | CMP10_LN1 | |
| 30 | C3/CMPIN6N -> C3 | | | C3 | | | | CMP6_HN0 | CMP3_LP3 | CMP6_LN0 | |
| 31 | C2/CMPIN6P -> C2 | | | C2 | | | CMP6_HP0 | | CMP6_LP0 | | AIO237 |
| 32 | VREFLOC | | | | | | | | | | |
| 33 | VREFLOA | | | | | | | | | | |
| 35 | VREFHIC | | | | | | | | | | |
| 37 | VREFHIA | | | | | | | | | | |
| 38 | A5/CMPIN2N -> A5 | A5 | | | | | CMP2_HP3 | CMP2_HN0 | CMP9_LP2 | CMP2_LN0 | AIO232 |
| 39 | A4/CMPIN2P -> A4 | A4 | | | | | CMP2_HP0 | | CMP2_LP0 | | AIO231 |
| 40 | A3/CMPIN1N -> A3 | A3 | | | | | CMP1_HP3 | CMP1_HN0 | | CMP1_LN0 | AIO230 |
| 41 | A2/CMPIN1P -> A2 | A2 | | | | | CMP1_HP0 | CMP2_HN1 | CMP1_LP0 | CMP2_LN1 | AIO229 |
| 42 | A1/DACB_OUT -> A1 | A1 | | | | DACB_OUT | CMP1_HP2 | CMP1_HN1 | CMP1_LP2 | CMP1_LN1 | AIO228 |
| 43 | A0/DACA_OUT | A0 | | | | DACA_OUT | CMP1_HP1 | CMP9_HN0 | CMP1_LP1 | CMP9_LN0 | AIO227 |
| 44 | A14/B14/C14/D14/CMPIN4P -> A14/B14/C14 | A14 | B14 | C14 | D14 | | CMP4_HP0 | | CMP4_LP0 | | AIO225 |
| 45 | A15/B15/C15/D15/CMPIN4N -> A15/B15/C15 | A15 | B15 | C15 | D15 | | CMP4_HP3 | CMP4_HN0 | | CMP4_LN0 | AIO226 |
| 46 | B0/VDAC | | B0 | | | VDAC | CMP3_HP1 | CMP11_HN0 | CMP3_LP1 | CMP11_LN0 | AIO233 |
| 47 | B1/DACC_OUT | | B1 | | | DACC_OUT | CMP3_HP2 | | CMP3_LP2 | | AIO234 |
| 48 | B2/CMPIN3P -> B2 | | B2 | | | | CMP3_HP0 | | CMP3_LP0 | | AIO235 |
| 49 | B3/CMPIN3N -> B3 | | B3 | | | | | CMP3_HN0 | CMP1_LP3 | CMP3_LN0 | AIO236 |
| 50 | VREFLOB | | | | | | | | | | |

Table 3-17. Analog Mux Overlay Table (continued)

| Pin | Name | ADCA | ADCB | ADCC | ADCD | DAC | High Positive | High Negative | Low Positive | Low Negative | AIO |
|------|-------------------------|------|------|------|------|-----|-----------------------------|---------------|-----------------------------|--------------|--------|
| 51 | VREFL0D --> B11 | | B11 | | | | CMP4_HP2 | | CMP4_LP2 | | AIO240 |
| 53 | VREFHIB | | | | | | | | | | |
| 55 | VREFHID --> B6 | | B6 | | | | CMP7_HP1 | CMP7_HN1 | CMP7_LP1 | CMP7_LN1 | |
| 56 | D0/CMPIN7P --> B7 | | B7 | | D0 | | CMP7_HP0 --> CMP7_HP2 | CMP3_HN1 | CMP7_LP0 --> CMP7_LP2 | CMP3_LN1 | |
| 57 | D1/CMPIN7N --> A6 | A6 | | | D1 | | CMP7_HP0 | CMP7_HN0 | CMP7_LP0 | CMP7_LN0 | |
| 58 | D2/CMPIN8P --> A7 | A7 | | | D2 | | CMP8_HP0 --> CMP9_HP2 | CMP7_HN0 | CMP8_LP0 --> CMP4_LP3 | CMP7_LN0 | |
| 59 | D3/CMPIN8N --> A8 | A8 | | | D3 | | CMP8_HP0 | CMP8_HN0 | CMP8_LP0 | CMP8_LN0 | |
| 60 | D4 --> A9 | A9 | | | D4 | | | CMP8_HN0 | CMP5_LP3 | CMP8_LN0 | |
| 61 | B10 | | B10 | | | | CMP4_HP1 | CMP4_HN1 | CMP4_LP1 | CMP4_LN1 | |
| 62 | A10 | A10 | | | | | CMP8_HP1 | CMP8_HN1 | CMP8_LP1 | CMP8_LN1 | |
| 63 | A11 | A11 | | | | | CMP8_HP2 | | CMP8_LP2 | | |
| 64 | B4 | | B4 | | | | CMP5_HP1 | CMP5_HN1 | CMP5_LP1 | CMP5_LN1 | |
| 65 | B5 | | B5 | | | | CMP5_HP2 | | CMP5_LP2 | | |
| 66 | B8 | | B8 | | | | CMP2_HP1 | CMP10_HN0 | CMP2_LP1 | CMP10_LN0 | |
| 67 | B9 | | B9 | | | | CMP2_HP2 | CMP9_HN1 | CMP2_LP2 | CMP9_LN1 | |
| INT1 | TEMP SENSOR | A13 | B18 | | | | | | | | |

4 Application Code Migration From F2838x to F28P65x

The following section describes code changes when migrating from F2838x to F28P65x. C2000Ware drivers and examples for the F28P65x will be updated to support the new features such as described in [Section 3.1](#).

4.1 C2000Ware Header Files

Header files for both F2838x and F28P65x devices are available in C2000Ware under the device_support sub directory for bit field and driverlib sub directory for Driverlib.

4.2 Linker Command Files

Linker command files for both F2838x and F28P65x devices are available in C2000Ware under the device_support sub directory.

4.3 C2000Ware Examples

C2000Ware has examples specific for both F2838x and F28P65x devices. Communications modules on F2838x are primarily controlled by the CM core and most of the software examples were developed for CM. In F28P65x, all the communications modules are controlled by the C28 core hence the examples will be migrated for C28 so switching the communication application from F2838x to F28P65x would be covered in C2000Ware.

5 References

- Texas Instruments: [TMS320F28P65x Microcontrollers Technical Reference Manual](#)
- Texas Instruments: [TMS320F2838x Microcontrollers Technical Reference Manual](#)
- Texas Instruments: [TMS320F28P65x Microcontrollers Data Sheet](#)

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated